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The phase-locked loop (PLL) frequency synthesizer is a critical device of wire-
less transceivers. It works as a local oscillator (LO) for frequency translation and
channel selection in the transceivers but suffers phase noise including reference spurs.
In this dissertation for lowing phase noise and power consumption, efforts are placed
on the new design of PLL components: VCOs, charge pumps and Σ∆ modulators.
Based on the analysis of the VCO phase noise generation mechanism and
improving on the literature results, a design-oriented phase noise model for a com-
plementary cross-coupled LC VCO is provided. The model reveals the relationship
between the phase noise performance and circuit design parameters. Using this
phase noise model, an optimized 2GHz low phase noise CMOS LC VCO is de-
signed, simulated and fabricated. The theoretical analysis results are confirmed by
the simulation and experimental results. With this VCO phase noise model, we
also design a low phase noise, low gain wideband VCO with the typical VCO gain
around 100MHz/V .
Improving upon literature results, a complete quantitative analysis of reference
spur is given in this dissertation. This leads to a design of a charge pump by using
a negative feedback circuit and replica bias to reduce the current mismatch which
causes the reference spur. In addition, low-impedance charge/discharge paths are
provided to overcome the charge pump current glitches which also cause PLL spurs.
With a large bit-width high order Σ∆ modulator, the fractional-N PLL has
fine frequency resolution and fast locking time. Based on an analysis of Σ∆ mod-
ulator models introduced in this dissertation, a 3rd-order MASH 1-1-1 digital Σ∆
modulator is designed. Pipelining techniques and true single phase clock (TSPC)
techniques are used for saving power and area.
Included is the design of a fully integrated 2.4GHz Σ∆ fractional-N CMOS PLL
frequency synthesizer. It takes advantage of a Σ∆ modulator to get a very fine fre-
quency resolution and a relatively large loop bandwidth. This frequency synthesizer
is a 4th-order charge pump PLL with 26MHz reference frequency. The loop band-
width is about 150KHz, while the whole PLL phase noise is about −120dBc/Hz
at 1MHz frequency offset.
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Figure 1.1: Block diagram of typical heterodyne transceiver [1]
This research focuses on the analysis and design of low noise, low power and
high resolution RF PLL frequency synthesizers in CMOS technology. This is an
important topic because the recent rapid growth in wireless communication has in-
creased the demand for fully integrated, small size, low cost and low power consump-
tion transceivers. With a constantly decreasing feature size in CMOS processes, it
is possible to design a fully integrated radio-frequency (RF) front-end transceiver in
CMOS technology. A Phase-locked loop (PLL) based frequency synthesizer is one
of the key building blocks of a CMOS RF front-end transceiver. A frequency syn-
thesizer is used as a local oscillator for frequency translation and channel selection
1
in the RF front-end of wireless transceivers. Figure 1.1 shows a generic transceiver
[1]. The frequency synthesizer generates the local oscillator (LO) signals, which
drive the receive and transmit mixers, converting the received signal from RF to
IF or baseband signal, and similarly converting baseband or IF signal to RF for
transmission.












Figure 1.2: Frequency bands of wireless communication standards
Various wireless communication systems such as cordless/cellular phones, global
positioning systems (GPS), and wireless local area networks (WLAN), and satellites
need high quality transceivers. For different applications, there are specified wire-
less communication standards, such as AMPS, DECT, GSM, 802.11a/b/g WLAN,
HiperLAN, Bluetooth, HomeRF, and so on. Many research efforts have been de-
voted to the high performance wireless tranceiver design in order to reach these
standards’ goals [2]-[8]. Recently a significant interest has grown in developing ultra
wideband communications [9], [10], [11]. Figure 1.2 briefly illustrates the frequency
band of some wireless communication standards.
With the exponentially increasing number of wireless users, more and more
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channels are needed in the already scarce frequency resources. This demand has
imposed much more stringent requirements on the phase noise and frequency res-
olution of a local oscillator. The goal to meet the requirements of the strict phase
noise performance and fine frequency resolution remains a challenging research topic
for the circuit designer.
PLLs are also widely used for other purposes. In optical communication sys-
tems, disk drive systems, and local area networks, PLLs are used for clock and data
recovery [12], [13]. And in some complex digital systems, such as microprocessors,
network routers, and digital signal processors, the clocks used at various points in
the system are often synchronized through a phase locked loop to minimize clock
skew [14], [15], [16]. Therefore, minimizing phase noise is very critical for improving
these systems’ performance.
1.2 Contributions
The main contributions of this work are briefly listed as follows:
• Analysis of the third- and fourth-order PLL settling time
The frequency and time domain analyses of PLLs available in the literature
are mainly based on second-order and a little on third-order approximation.
But in practice the charge-pump PLLs are almost all of third- or fourth-order.
The accurate frequency and time domain analyses of third- and fourth-order
PLLs are presented in section 3.1. They produce more accurate results for
practical high-order PLLs. The analysis results provide some guidelines for
3
the real design of PLLs.
• Phase noise analysis of narrow-band and wideband LC VCOs
A design-oriented phase noise model for a differential cross-coupled LC VCO
is proposed in section 3.3. The model combines small signal analysis and non-
linear large signal concepts. By using this model, we theoretically analyze the
circuit parameters’ influence on the phase noise performance for both narrow
band VCOs and wideband VCOs operating in a current-limited region and
in a voltage-limited region, separately. Also, a narrow band LC VCO with
on-chip octagonal differential inductors has been fabricated and evaluated.
• Quantitative analysis of PLL reference spur
The reference spur of a charge pump PLL is even more difficult to quantita-
tively analyze compared to its phase noise. A complete quantitative analysis of
the reference spur is given in section 3.5. Two main mechanisms - leakage cur-
rent in the loop filter and current mismatch in the charge pump current source
are investigated, and their contributions to spurs are analyzed independently.
The resulting formulas give designers a good estimation of the reference spur
level for practical PLL circuit design.
• A CMOS charge pump circuit with improved current matching
In conventional charge pump design, one of the problems is the current mis-
match between the up branch and down branch currents. The current mis-
match causes the reference spur feedthrough. Another problem is the charge-
4
pump current glitches, which cause higher power level of the PLL spurs.
We use a negative feedback circuit and replica bias to improve the current
matching. To overcome the charge pump current glitches, low-impedance
charge/discharge paths are provided. The detailed circuit is discussed in sec-
tion 4.4.
• Modelling and analysis of digital Σ∆ modulators for fractional-N
PLLs
A digital Σ∆ modulator is used to control the instantaneous frequency division
ratio for fractional-N PLL synthesizers. With an high order Σ∆ modulator,
the PLL frequency resolution can be arbitrarily fine, and the loop bandwidth
can be increased without deteriorating the spectral purity. The modelling and
analysis of digital Σ∆ modulators are presented in section 3.6. A 3rd-order
MASH Σ∆ modulator and a 3rd-order multi-bit, single loop Σ∆ modulator
are chosen to analyze because the two modulators represent the extreme ends
of the Σ∆ modulator topology spectrum. They are analyzed and compared in
terms of DC input range, noise shaping and spurs.
• Low power and low area design of a 3rd-order MASH digital Σ∆
modulator
The circuit implementation of a 3rd-order MASH digital Σ∆ modulator is dis-
cussed in section 4.5. Pipeline techniques are used to design the accumulators
in a Σ∆ modulator. The pipelining deletes the critical path delay in adders.
To achieve time alignment between the input and the delay carry information,
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registers are used to skew the input bits. Moreover, dynamic True Single-
Phase Clock (TSPC) techniques are used to implement the registers in a Σ∆
modulator for lowering power and area.
• Implementation of a fully integrated 2.4GHz CMOS Σ∆ fractional-N
frequency synthesizer
A fully integrated 2.4GHz CMOS fractional-N frequency synthesizer is de-
signed that takes advantages of a Σ∆ modulator to a very fine frequency res-
olution and relative large loop bandwidth. A low power wideband VCO with
low VCO gain (100MHz/V) and wide tuning range (1.897GHz ∼ 2.472GHz),
a multi-modulus divider (64 ∼ 127), a 3rd-order MASH Σ∆ modulator, and
other low-frequency components of a PLL to form a complete prototype syn-
thesizer. The resulting circuit is a 4th-order charge pump PLL. The VCO
voltage is 3.3V power supply, and bias current range is 2.0mA ∼ 2.8mA. A
26MHz reference frequency is used. The loop bandwidth is 150KHz. The
whole PLL phase noise is -120dBC/Hz at 1MHz frequency offset.
1.3 Organization of Dissertation
In Chapter 2, the fundamentals of the frequency synthesizer and one key pa-
rameter, phase noise, are presented. Various frequency synthesizer architectures are
discussed. Some of the existing VCO phase noise models are reviewed.
In Chapter 3, analysis of the PLL-based frequency synthesizer is covered. Var-
ious noise sources in a PLL are identified and their contributions to the closed loop
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overall phase noise are derived. The PLL stability, locking time, and reference
spur feedthrough are analyzed. A design-oriented phase noise model for a differ-
ential cross-coupled LC VCO is present. Two types of digital Σ∆ modulators for
fractional-N PLLs are theoretical analyzed and compared.
In Chapter 4, a 2.4GHz fully integrated Σ∆ fractional-N CMOS RF frequency
synthesizer is designed. It includes the LC-tuned voltage controlled oscillator, a
phase frequency detector, a charge pump, a multi-modulus divider, and a MASH 1-1-
1 digital Σ∆ modulator. The simulation and measurement results are also presented.




This chapter describes some fundamentals of frequency synthesizers. First,
frequency synthesizer’s definition and its role in wireless communication are intro-
duced. Then the definition of phase noise is presented and its effects on a transceiver
are described. There are two types of frequency synthesizer used frequently: the
direct digital frequency synthesizer and the phase-locked loop (PLL) frequency syn-
thesizer. We will discuss them in section 2.3 and 2.4, respectively. Sections 2.5.1








Figure 2.1: Frequency synthesizer
A frequency synthesizer is a device that generates one or many frequencies
from one or few frequency sources. Figure 2.1 illustrates the input and output of
a frequency synthesizer. The role of a frequency synthesizer in wireless transceiver
systems is to provide the radio frequency (RF) for frequency translation as it has
8
been introduced in section 1.1.
2.2 Phase Noise
The ideal synthesizer produces a pure sinusoidal waveform
V (t) = V0 cos(2πf0t) (2.1)
where V0 and f0 are amplitude and frequency of the signal. When amplitude and
phase noise fluctuations are accounted, the waveform becomes
V (t) = (V0 + v(t)) cos(2πf0t + φ(t)) (2.2)
where v(t) and φ(t) represent amplitude and phase fluctuations, respectively. Be-
cause amplitude fluctuations can be removed or greatly alleviated by a limiter, we
concentrate on phase fluctuation effects in a frequency synthesizer output only. φ(t)
represents the random phase variation and it produces phase noise. The spectral






where Rφ(τ) is the auto-correlation of the random phase variation φ(t)




When the root mean square (rms) value of φ(t) is much less than 1 radian,
the frequency synthesizer output signal can be written as









Figure 2.2: The definition of phase noise




[δ(f − f0) + Sφ(f − f0)] (2.6)
It consists of the carrier power at f0 and the phase noise at frequency offset
∆f = f − f0. The single-sideband (SSB) phase noise L{∆f} is defined as the ratio
of noise power in 1Hz bandwidth at frequency offset ∆f from the carrier to the
carrier power. The unit is dBc/Hz, and the “c” in the unit means carrier.
L{∆f} = 10 · log Pnoise(f0 + ∆f, 1Hz)
Pcarrier
= 10 · log Sφ(∆f)
2
(2.7)
where Pnoise(f0 + ∆f, 1Hz) is the noise power in 1Hz bandwidth at offset frequency
∆f from the carrier frequency f0 and Pcarrier is the carrier power. Figure 2.2 illus-
trates the phase noise of synthesized signal of frequency f0.
To understand the importance of phase noise in a wireless receiver, consider
the situation depicted in Fig. 2.3 [1]. The LO signal used for down conversion has a
noisy spectrum. Two transmitters are present, the wanted signal with small power
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and an unwanted signal in the adjacent channel with a large power level. When
these two signals are mixed with the LO output, the down-converted signal will
consist of two overlapping spectra. From the last line of Fig. 2.3, it is seen that the
wanted signal suffers from significant noise due to the tail of the interferer.
Unwanted
signalWanted






Figure 2.3: The effect of phase noise on receiver: (a) Two signals from two trans-
mitters, (b) A local oscillator signal, (c) The two downconverted signals [1]
2.3 Direct Digital Frequency Synthesizer
Figure 2.4 shows a typical block diagram of a direct digital frequency syn-
thesizer (DDS) [18]-[20]. It consists of a numerically controlled oscillator (NCO), a
digital-to-analog converter (DAC), and a low pass filter (LPF). The NCO is made
up of an adder-register pair (also known as a phase accumulator) and a ramp-to-
sinewave lookup ROM. The output of the DDS is related to the phase accumulator
11





where N is the bit width of the accumulator and K is the accumulator’s input. DDS
has many advantages. For example, since there is no feedback in a DDS architecture,
it is capable of extremely fast frequency switching or hopping at the speed of the
clock frequency. A DDS also provides very fine frequency resolution. However a DDS
has two major deficiencies. The first one is that the output spectrum of the DDS is
normally not as clean as a PLL output. The noise floor of the DDS output spectrum
is limited by a finite number of bits in the DAC. In order to get better DDS noise
performance, various phase noise reduction techniques for DDSs have been proposed
[21]-[23] recently. The second deficiency is that the DDS output frequency is limited
by the maximum frequency of operation of the DAC and the digital logic. Although
a high speed DDS design suitable for multi-GHz clock frequency has been reported
[24], however, the power required both for the DAC and for the digital waveform










Figure 2.4: A DDS block diagram
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2.4 PLL-based Frequency Synthesizer
As we have described in Fig. 1.1, a PLL frequency synthesizer is one of the
key building blocks of a CMOS RF front-end transceiver. In this section, we will
introduce three main PLL frequency synthesizers.
2.4.1 Integer-N PLL Frequency Synthesizer
As shown in Fig. 2.5, a basic PLL-based integer-N frequency synthesizer
consists of four basic components: a phase detector (PD), a loop filter, a voltage
controlled oscillator (VCO), and a programmable frequency divider [25]-[27]. The
phase detector compares the phase of the input signal against the divided phase of
the VCO. The output of the phase detector is a measure of the phase difference
between the two inputs. The difference voltage is then filtered by the loop filter
and applied to the VCO. The control voltage on the VCO changes the frequency












Figure 2.5: An integer-N PLL frequency synthesizer block diagram
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For an integer-N synthesizer, the output frequency is a multiple of the reference
frequency:
fout = N · fref (2.9)
where N , the loop frequency division ratio, is an integer. From Eq. (2.9), the
frequency resolution is equal to the reference frequency fref . Due to this limitation
of the reference frequency, for narrow-band applications, the reference frequency of
the synthesizer is very small. PLL stability requires that the loop bandwidth is on
the order of 1/10 of the reference frequency [28]. So the small reference frequency
results in a very small loop bandwidth, moreover, a very large frequency division
ratio.
The conventional integer-N PLL with low reference frequency has several dis-
advantages. First, the lock time is long due to its narrow loop-bandwidth. Second,
the reference spur (see section 3.5.1 for details) and its harmonics are located at
low offset frequencies. Third, the large division ratio (N) increases the in-band
phase noise associated with the reference signal, phase detector, and frequency-
divider. Finally, with a small loop bandwidth, the phase noise of the VCO will not
be sufficiently suppressed at low offset frequencies. So, multi-loop PLL frequency
synthesizers and fractional-N frequency synthesizers are introduced to improve the
performance of integer-N PLL synthesizers.
To get more insight into PLL frequency synthesizer design, we will introduce
the linear PLL model and charge pump PLL in the remaining part of this subsection.
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A. PLL Linear Model
A linear time-invariant PLL model is shown in Fig. 2.6. Such a model is
suitable for modelling the behavior of the PLL to small perturbations when the
PLL is locked. In the linear model, PD has a gain of Kpd(V/rads), the loop filter
has a transfer function Flpf (s), and the VCO has a gain of KV CO (rads/sV). The












Figure 2.6: Linear time-invariant integer-N PLL model
The linear model of the PLL can be viewed as a standard feedback system
with a forward transfer function, Kpd · Flpf (s) · Kvco/s, and a feedback gain, 1/N .
The return ratio transfer function G(s) is then
G(s) =
Kpd · Flpf (s) ·Kvco
N · s (2.10)
Here we introduce an important parameter in PLL design, the loop band-
width ωc, which is defined as the frequency where the open loop gain |G(jωc)| drops
to unity, i.e., |G(jωc)| = 1.








B. Charge Pump PLL
In many modern PLL, the phase detector is implemented by a tri-state phase
frequency detector (PFD) combined with a charge pump (CP) [28]. This type PLL
is called a charge pump PLL . The PFD can detect both the phase and frequency
difference between two signals. Consequently, the PFD/CP PLL has infinite pull-in
range irrespective of the type of filter used. Pull-in range is the frequency range
















Figure 2.7: Charge pump integer-N frequency synthesizer
A simplified charge pump PLL block diagram is shown in Fig. 2.7. Its time-
invariant linear model is shown in Fig. 2.8. A phase frequency detector (PFD)
is a digital phase detector having up, dn output pulse signals. The charge pump
consists of two switched current sources which drive the loop filter. The switches of
the charge pump are controlled by the PFD output signals up and dn. The pulse
16
width of up or dn is proportional to the amount of phase error at the the PFD
input [26]. The charge pump will charge or discharge capacitors in the loop filter
when switch SW1 or SW2 is on. The VCO control voltage is proportional to the




· Flps(s) · φe (2.12)
The open loop transfer function G(s) now becomes
G(s) =
Icp · Flpf (s) ·Kvco














Figure 2.8: Linear time-invariant charge pump PLL model
We will use the charge pump PLL for our PLL frequency synthesizer design.
2.4.2 Multi-loop PLL Frequency Synthesizer
To avoid the large division ratio in an integer-N PLL synthesizer, two or more
loops can be employed to reduce the division ratio of the whole loop. A dual-loop
PLL is frequently used to improve the tradeoff among phase noise, channel spacing,
reference frequency and the locking speed [29]-[31].
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Some dual-loop PLL frequency synthesizer architectures are shown in Fig.
2.9. In Fig. 2.9(a), PLL1 is used to generate reference frequencies for PLL2. In
Fig. 2.9(b) the output of PLL1 is up-converted by PLL2 and a single-sideband
(SSB) mixer (up-conversion). PLL1 generates tunable IF frequencies, while PLL2
generates a fixed RF frequency. In Fig. 2.9(c) and 2.9(d), PLL2 and a SSB mixer























Figure 2.9: Dual loop PLL frequency synthesizers
The drawback of dual-loop PLLs is that they may require two references,
and/or at least one SSB mixer, which might introduce additional phase noise [32].
Moreover, when one PLL is used as a reference for the other, the reference noise is
much higher than that of crystal oscillators.
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2.4.3 Fractional-N PLL Frequency Synthesizers
Fractional-N frequency synthesizers are used to overcome the disadvantages
of integer-N synthesizers. In fractional-N synthesizers, fractional multiples of the

















Figure 2.10: Fractional-N frequency synthesizer
In Fig. 2.10 the division modulus of the frequency divider is steered by the
carry bit of a simple digital accumulator of m-bit width. The symbol ÷N/N + 1 of
the divider means that the division ratio is N + 1 when the carry bit is 1, otherwise
the division ratio is N . To realize a fractional division ratio N +F , with F ∈ [0, 1], a
digital input K = F · 2m is applied to the accumulator. A carry output is produced
every K cycles of the reference frequency fref , which is also the sampling frequency
of the digital accumulator. This means that in 2m clocks of reference frequency fref ,
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the division ration is N for (2m −K) clocks, and the division ration is N + 1 for K
clocks. This results in a average division ratio Navg, given by
Navg =





= N + F (2.14)
This means that a non-integer division ratio can be realized. This technique
also has disadvantages. The most important one is the generation of spurs in the
output spectrum due to the noise on the modulus control called pattern noise [33]
in the overflow signal. This can be better understood if the accumulator is regarded
as a first-order Σ∆ modulator [34].
Σ∆ modulators in fractional-N synthesis were first introduced and analyzed
in [34], [35] and further refined in [36]. As the input to a first order Σ∆ modulator
is a DC signal, the quantization noise is not randomized, and the output contains
many spurious signals [33], [34]. With higher order modulators the switching of the
divider ratio is randomized, such that the spurious signals are much lower. The
more detailed description of quantization noise and Σ∆ modulators are given as
follows.
A. Quantization Noise
A quantizer and its linear model are shown in Fig. 2.11(a) and 2.11(b), respec-
tively [37]. The output signal y(n) is equal to the closest quantized value of x(n).
The quantization error e(n) is the difference between the input and output value.







Figure 2.11: Quantizer and its linear model: (a) Quantizer, (b) Model











where ∆ is the distance between two quantization levels. If the sampling frequency
is the same as the reference frequency fref , when the noise is sampled at frequency
fref , all of the noise power folds into the frequency band −fref/2 ≤ f < fref/2, with
copies of this spectrum at each multiple of fref . Then the power spectrum density
(PSD) of the quantization noise is:
Se(f) =
∆2
12 · fref (2.16)
B. Σ∆ Modulator Technique
Figure 2.12 shows a a model of a first-order Σ∆ modulator using the quantizer
of Fig. 2.11 [38]. The output of the modulator is:







Figure 2.12: A first order Σ∆ modulator
The output is a delayed version of the input with shaped quantization noise.
The operation of the first-order Σ∆ modulation of Fig. 2.12 is as follows; the input
propagates to the quantizer through an integrator and the quantized output is fed
back and subtracted from the input signal. This feedback forces the quantized
output to track the input. The integrator shapes the quantization error with high-
pass characteristic. Figure 2.13 shows an accumulator based first order sigma-delta








Figure 2.13: An accumulator regarded as a Σ∆ modulator [34]






= (1− z−1)n (2.18)














The general shapes of zero (n = 0), first (n = 1), and second (n = 2) order
transfer function curves are shown in Fig. 2.14. From this figure, we can see that
when f < fc (fc is the loop bandwidth), the in-band noise power decreases as the
noise-shaping order increases. However, the out of band noise increases for the
high-order modulators. So, the Σ∆ modulator has noise shaping function. The










Figure 2.14: Some different order Σ∆ modulator transfer function
Using Eq. 2.16 and 2.19, then the PSD of the quantization noise is













Adders and accumulators are the building blocks of MASH (multi-stage noise-
shaping) Σ∆ modulators. In circuit design, adders or accumulators are often pipelined






































Figure 2.15: A 3-bit pipelined accumulator
The critical delay path for an adder is formed by the carry chain. The carry
signal must propagate from the least to the most significant bit during each addition
operation. This leads to a proportional relationship between the time required for
computation and the number of bits in the adder. Pipelining of the carry path
at the bit level breaks this relationship by allowing the carry information to travel
through only one bit stage per clock cycle regardless of the number of bits in the
adder.
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Figure 2.15 shows a pipelined 3-bit accumulator, which is realized by inserting
registers in the carry path. To achieve time alignment between the input and the
delay carry information, registers are used to skew the input bits. We will use these
pipeline techniques to realize our Σ∆ made of accumulators with the bit-width of
20 to make the quantization noise more randomized [33].
2.5 PLL Frequency Synthesizer Building Blocks
2.5.1 Voltage Controlled Oscillator
The VCO is a key block of a PLL frequency synthesizer. It determines the
out of band phase noise performance. Commonly, both ring oscillators and LC
oscillators are used in GHz range applications [41]-[46]. But the phase noise of
a ring oscillators is generally not good enough in the application of narrow band
wireless communication systems. LC oscillators are more attractive due to their low
phase noise and low power consumption compared with that of a ring oscillator.
2.5.1.1 LC Oscillator
Figure 2.16 shows a model of a parallel LC oscillator. Rp is the equivalent
parallel resistor of the LC tank, and C is a varactor, which capacitance is changed
with the voltage Vc across it. The operational transconductance amplifier (OTA)
has the negative input resistance of magnitude 1/Gm, which is provided by active
devices.
When 1/Gm ≥ Rp, the total resistance is zero or negative. That means when
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Figure 2.16: The general model of a parellel LC VCO: (a) RLC oscillator, (b) OTA
The quality factor Q of the LC tank itself is:
Q = 2π · energy stored





The higher quality factor Q means lower VCO phase noise. And phase noise
is the most important specification in our PLL design. A good phase noise model is
very important for low phase noise VCO design. In the following section, we review
two of the existing LC oscillator phase noise models.
2.5.1.2 LC VCO Topologies
Cross-coupled LC oscillators play an important role in high frequency circuit
design [44], [45], [48]. There are two basic types of cross-coupled pair VCO topologies
as shown in Fig. 2.17. The single differential NMOS topology of Fig. 2.17(a) is
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chosen to enable the oscillators to operate in the current limited region [44] for low
power supply voltage. But the complementary differential topology of Fig. 2.17(b)
is usually preferred in low-power applications. It exploits the same bias current with
doubled efficiency compared to the structure with a single couple, when operating in
the current-limited regime. So we will choose the tail-current biased complementary














Figure 2.17: Cross-coupled pair LC VCO topologies: (a) NMOS-only cross-coupled
pair, (b) NMOS-PMOS complementary pair





where rs is the coil series resistance. With Eq. (2.22) and Eq. (2.23), then we get
the equivalent parallel tank impedance as:
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From Eq. (2.24), we see Rp is a strong function of the oscillation frequency ω0
and inductance L. The above equation is valid as long as the capacitive elements of
the tank have a significantly higher quality factor than the inductor.









where Vov,nmos is NMOS overdrive voltages. For Fig. 2.17(b) configuration, its
conductance is gm =
gmn + gmp
2



















(ω0 · L)2 (2.27)
the oscillator is in a resonance state. Equaion (2.27) is the most fundamental de-
sign criterion satisfying start-up conditions for an LC oscillator. Equations (2.25),
(2.26), and (2.27) indicate that there is a fundamental lower limit on the current
consumption for a given transconductance and LC tank configuration. From Eq.
(2.24), Rp gets larger as the resonance frequency gets larger. So, the worst-case os-
cillating condition occurs at the low-end of the desired frequency range. In practice,
the small signal transconductance gm is set to a value that guarantees start-up with
a reasonable safety margin under worst-case conditions. Increasing gm beyond this
value generally leads to saturation contributing more noise and is thus undesirable.
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2.5.1.3 LC VCO Phase Noise Model
A. Leeson’s Model
The most well-known phase noise model is Leeson’s model which was proposed
by D.B. Leeson in 1966 [49]. He presented a heuristic derivation of the expected
spectrum of a feedback oscillator in terms of known oscillator parameters without
proof. His model is based on linear time invariant analysis.
In Fig. 2.16, when ∆ω ¿ ω0, the impedance of the parallel RLC is easily
calculated to be:








The total equivalent parallel resistance of the tank has an equivalent mean
square noise current of i2n/∆f = 4kT/Rp, where k is the Boltzmann constant, and
T is the absolute temperature.
Considering all noise sources rather than thermal noise, Leeson gave a multi-
plicative factor F. Then i2n/∆f = 4FkT/Rp, and v
2
n/∆f = |Z(jω)|2 · (i2n/∆f) with
the voltage leading to amplitude modulation (AM). So from Eq. (2.7), the phase
noise is:









Note that the factor of 1/2 is based on the equal partition of AM and PM
noise.
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Finally, Leeson modified the phase noise equation as to [49]:












where an additive factor of unity inside the bracket is to account for the noise floor
[47].
In Leeson’s model, F is empirical, varying significantly from oscillator to os-
cillator. The value must be determined from measurements. With the unspecified
noise factor F, the model can not predict phase noise from circuit noise analysis.
We will analytically determine F in section 3.3.1.
B. Hajimiri’s Non-linear time Variant Model
A more precise analysis was proposed by A. Hajimiri and T. Lee in 1998 [50].
It introduces the impulse sensitivity function (ISF or Γ) to consider the effects of
nonlinearity, time-variance and cyclostationary noise. In this section, we follow the
presentation of the phase noise model in [50].
ISF describes how much phase shift results from applying a unit impulse at





where Γ(ω0t) is the ISF function, which is a dimensionless, frequency and ampli-
tude independent periodic function with period 2π. qmax is the maximum charge
displacement across the injected node capacitor and u(t) is the unit step function.





















where the coefficients cn are real. The injection of a sinusoidal current is written
as i(t) = Im cos[(mω0 + ∆ω)t], where m is integer. Ignoring the terms other than




Performing phase to voltage conversion [50], the sideband phase noise can be
given as:













where i2n is the spectral density of the input noise current, and ∆ω is the frequency
offset from the carrier frequency ω0.
Hajimiri’s ISF function provides a good way if modelling phase noise. But it
has some practical difficulties. First, a current impulse as a δ function of time has to
be injected into a circuit node in a simulation in order to obtain its phase response.
However, only a current with finite amplitude and time duration can be simulated.
Second, in order to compute the ISF for a circuit node at time t, small time steps
have to be taken to insure accuracy and a long time is needed to allow the circuit
to settle to its steady state after the impulse is injected. As the circuit complexity
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grows, the complete computation for all the ISFs becomes so time-consuming that
it eventually becomes impossible.
To understand the phase noise mechanism, an appropriate noise model is very
important in the design and optimization of the cross-coupled pair LC VCOs. In our
research, we will provide a generalized linear phase noise model for a complementary
LC VCO in section 3.3.1 by improving some literature analysis results of Kong in
[51] and of Rael&Abidi in [52]. The model combines linear small signal analysis and
non-linear large signal concepts. It is possible to predict the phase noise performance
using the proposed model from circuit parameters.
2.5.2 Frequency Dividers
The frequency divider is one of the building blocks of a PLL frequency synthe-
sizer that operates at high frequency. It converts the oscillator high output frequency
to a lower frequency which can be compared to a reference source. So, the divider
can see the full frequency range of a PLL from several hundred kHz to several GHz.
For a low power design, it is desirable to use an asynchronous divider structure
to minimize the amount of circuitry at high frequencies. The dual-modulus approach
achieves such a structure, and has been successfully used in many high speed, low
power designs [54]-[56]. The multi-modulus divider is an extension of the popular
dual-modulus topology. The ripple counter contained in the dual-modulus prescaler
is replaced with a cascade of ÷2/3 dividers to form a multi-modulus prescaler [57],
[58].
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2.5.2.1 The Dual Modulus Divider
A fully programmable two-modulus divider usually consists of a two-modulus
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Figure 2.18: A full frequency divider with a dual-modulus prescaler and two counters
The dual-modulus prescaler divides the input frequency by either N or N +1.
The output of the prescaler serves as the input of counter P and counter S. At the
beginning, the prescaler divides by N + 1. When the S counter reaches the number
S, it then changes the prescaler control bit to set the prescaler division to N . The P
counter continues counts until a number P is reached. Then both S and P counters
are reset, and the division process is restarted. So in a complete cycle of the full
divider, the prescaler has divided S times by N + 1 and P − S times by N . The
overall division number becomes:
(N + 1) · S + N · (P − S) = P ·N + S (2.36)
If S is a variable between 0 and N−1, the complete range of division numbers
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can realized. For proper reset by the P counter, P must be larger than the largest
value of S. Usually the prescaler is implemented by source coupled logic (SCL)
while the P and S counter are implemented by CMOS logic.
2.5.2.2 A Multi-Modulus Divider
The dual-modulus prescaler can be extended to realize multi modulus prescalers
that are capable of frequency division over a large, contiguous range. The asyn-
chronous ÷2 sections of the dual modulus prescaler are replaced with ÷2/3 dividers.
The programmable multi-modulus prescaler is depicted in Fig. 2.19. The modular
















Figure 2.19: A multi-modulus prescaler
The programmable prescaler operates as follows. In a division period, the last
cell on the chain generates the signal modn−1. This signal then propagates “up”
the chain, being reclocked by each cell along the way. An active mod signal enables
a cell to divide by 3 in a division cycle, provided that its programming input p is
set to 1. If the programming input is set to 0 then the cell keeps on dividing by
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2. Despite the state of the p input, the mod signal is reclocked and output towards
the higher frequency cells. Division by 3 adds one extra period of each cell’s input
signal to the period of the output signal. Hence a chain of n ÷2/3 dividers provides
a division ratio in a complete cycle as:
2n + 2n−1 · pn−1 + 2n−2 · pn−2 + · · ·+ 2 · p1 + p0 (2.37)
Where p0, p1, · · ·, pn−1 are the binary programming values of the cells 1 to
n, respectively. The equation shows that this design increases the range of divide
values to all integers between 2n and 2n+1 − 1.
2.5.2.3 Logic Implementation of the Prescaler Cells
The dual-modulus and multi-modulus prescalers are made of ÷2 and/or ÷2/3
dividers. In this section, we will give the logic implementation of these÷2/3 dividers.


















Figure 2.20: The logic implementation of ÷2/3 divider for the dual-modulus
prescaler
35
Figure 2.20 shows the logic implementation of ÷2/3 divider for the two-
modulus prescaler. It is made of two D-flipflops and two AND gates. When the
control signal MC=0, the first flipflop is isolated from the second one. Therefore,
the divider has only one state variable Q1 and divides by two. When MC=1, there
are two state variables, Q1 and Q2, and divides by three.


















Figure 2.21: The logic implementation of ÷2/3 divider for the multi-modulus
prescaler
The ÷2/3 dividers used in the multi-modulus prescaler is similar to that used
in the dual-modulus prescaler, except that there is one more AND gate (G3) added,
as shown in Fig. 2.21. The frequency of the input signal clk either is divided by 2 or
by 3, upon control of the modin and p signals. The divided clock signal is output to
the next ÷2/3 cell in the chain. The modin signal becomes active once in a division
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cycle. At that moment, the state of the p input is checked, and if p = 1, the cell
divides by 3. If p = 0, the divider stays in ÷2 mode. From Fig. 2.21, we can see
the bottom part reclocks the modin signal, and outputs it to the preceding cell in
the chain of the multi-modulus prescaler.















Figure 2.22: The block diagram of phase frequency detector
Figure 2.22 shows the block diagram of the phase frequency detector. The
two D-flipflops are falling edge-triggered and their D input is connected to V dd.
The clock of the upper D-flipflop is connected to the reference frequency, fref , and
the lower D-flipflop is clocked with the output of the frequency divider, fdiv. If the
falling edge of fref arrives before the falling edge of fdiv, output up is set to speed
up the VCO. On the other hand, if the falling edge of fdiv arrives prior to the falling
edge of fref that means the VCO frequency is faster than the reference frequency
and dn is set to slow down the VCO. In either condition the falling edge of the late
signal activates the AND gate and two inverters to reset both up and dn. The next
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Figure 2.23: Periodic disturbance of VCO control line due to charge pump activity
A charge pump generally consists of two current sources that are switched on
and off at the proper instances in time, as shown in Fig. 2.7 and Fig. 2.23. In
order to avoid the dead-zone problem [26], the PFD outputs up and dn produce a
narrow pulse at every phase comparison instant even if the input phase difference is
zero. In the ideal case, the two pulses would have identical and opposite shapes, and
the gate-drain overlap capacitance of SW1 and SW2 would be equal, resulting in
complete cancellation of the feedthrough of the pulses to the charge pump output.
In practice, neither of these is true. The non-idealities of a charge pump cause the




Analysis of PLL Frequency Synthesizer
In this chapter, the analysis of the PLL frequency synthesizer is presented.
First, a linearized frequency domain model is analyzed according to PLL order in
section 3.1. The PLL parameter effects on PLL loop bandwidth and stability are
characterized. Various noise sources in a PLL are identified and their contributions
to the closed loop overall phase noise are derived in section 3.2. Then a design-
oriented phase noise model for complementary cross-coupled-VCO is developed in
section 3.3, based on some literature analysis results in [51] and [52]. With the VCO
noise model, we theoretically analyze phase noise for both narrow band and wide
band VCOs. To confirm the proposed VCO phase noise model, a complementary
cross-coupled LC VCO is designed. The effects of the charge pump non-idealities to
reference spur are analyzed, and a new charge pump circuit is designed in section
3.5. Finally, the influence of Σ∆ modulators on the spectral purity of the fractional-
N frequency synthesizer is investigated, and the PLL frequency synthesizer phase
noise due to a Σ∆ modulator block is derived in section 3.6.
3.1 Linear PLL Model Analysis
The linear model for a charge pump PLL is shown in Fig. 2.8. In this section,
we will analyze in detail the linear model according to the PLL order. The order of
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Figure 3.1: A third-order passive loop filter for a charge-pump PLL: (a) Schematic,
(b) The transimpedance pole-zero plot
Figure 3.1(a) shows a passive third-order loop filter for a charge pump PLL.
C1 produces the first pole at the origin for the type-II PLL [26]. Together with C1,
R1 is used to generate a zero for the loop stability. C2 is used to smooth the control
voltage ripples and to generate the second pole ωp2. R3 and C3 are used to generate
the third pole ωp3 to further suppress reference spurs and the high-frequency noise




s(C1 + C2 + C3)
· 1 + sR1C1
1 + s
R1C1(C2 + C3) + R3C3(C1 + C2)
C1 + C2 + C3
+ s2
R1R3C1C2C3
C1 + C2 + C3
=
1
s(C1 + C2 + C3)
· 1 + s/ωz
(1 + s/ωp2)(1 + s/ωp3)
(3.1)
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The pole-zero location of the third-order loop filter’s transimpedance are il-
lustrated in Fig. 3.1(b). In the following subsections, The second order PLL is
introduced first. Based on the second order PLL, we will analyze third- and fourth-
order PLLs.
3.1.1 Second Order PLL [25], [26]
For the first order loop filter outlined in Fig. 3.1(a), its impedance is:










Where ωz = 1/(R1C1) is the zero for the loop stability. The pole is located in




· 1 + sR1C1
sR1C1



















). The second order PLL is always
stable [26]. With the open loop gain function, the the closed-loop gain of the second-
order PLL is:
H2nd(s) = N · K(s + ωz)
s2 + Ks + Kωz
= N · 2ζωns + ω
2
n
s2 + 2ζωns + ω2n
(3.6)
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) is the damping factor, and ωn =
√
Kωz is the undamped natural






































Now we suppose at time zero (t = 0), the divider modulus changes from N to











· (1 + k
N
)Fin(s)
= H2nd(s) · (1 + k
N
)Fin(s) (3.8)
The term (1+ k
N
)Fin can be viewed as a step change in the reference frequency
from fref to fref (1 +
k
N




































Modifying Eq. (2.9) due to the normalized frequency error ε(t), then the
output frequency can be expressed as:
fout(t) = (1± ε(t))(N + k)fref (3.10)
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0 < ζ < 1











































Figure 3.2: Second order PLL frequency error varying with settling time and damp-
ing factor
From Eq. (3.11), the normalized frequency error ε(t) changes with the nor-
malized settling time ωnt and the damping factor ζ is shown in Fig. 3.2. It is
under-damped for 0 < ζ < 1, critically-damped for ζ = 1, and over-damped for
ζ > 1.
The second order PLL has only R1 and C1 making up the loop filter. Its
control voltage has big ripples. So the second order PLL is not used in practice,
leading to the third or fourth order PLLs being used in practice.
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3.1.2 Third Order PLL
The additional pole of a third order PLL provides more spurious suppression.
However, the extra lag associated with the pole introduces a stability issue. Thus
the loop filter must be designed carefully to provide the required filtering while
maintaining loop stability.
For the second-order passive loop filter as shown in Fig. 3.1(a), the tran-
simpedance is:
Zlf (s) = R1
1 + sR1C1














According to Eq. (3.4), the open loop gain is:





The open-loop phase-margin is:




























The maximum phase margin is exclusively determined by the capacitor ratio
b. Figure 3.3 shows the maximum phase margin as a function of b = 1 + C1/C2 in
a third order PLL.



























Figure 3.3: Maximum phase margin varying with b = 1+C1/C2 in a 3rd-order PLL
Usually C1 À C2. With the maximum phase margin and Eq. (3.14), the PLL
open loop bandwidth is simplified as:
ωc = K · b− 1
b
= K · C1
C1 + C2
≈ K (3.18)
From Eq. (3.14), the third order PLL closed-loop function is:
H3rd(s) = N · 1 + s/ωz
1 + s/ωz + s2/(ωzωc) + s3/(ωzωcωp2)
(3.19)
When the loop bandwidth is chosen for maximum phase margin, by using Eq.
(3.13) and Eq. (3.16), Eq. (3.19) becomes:





(s + ωc)[s2 + (
√
b− 1)ωcs + ω2c ]
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(s + ωn)(s2 + 2ζωns + ω2n)
(3.20)
where ζ = (
√
b− 1)/2 is the damping factor and ωn = ωc is the natural frequency.



































Figure 3.4: Third order PLL frequency error varying with the settling time and
damping factor
From Eq. (3.8), (3.10), and (3.20), the normalized frequency error of a third












0 < ζ < 1
e−ωnt
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Figure 3.4 shows the normalized frequency change with the normalized settling
time and damping factor. For the third-order PLL, ωn and ζ can be mapped to ωc
and φm. So, according to Eq. (3.21), the locking time, which is normalized by a
factor of ωc, is plotted against φm with different relative frequency error (ε = 10
−3,
10−4, and 10−5) is shown in Fig. 3.5.
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Figure 3.5: Third order PLL locking time varying with phase margin
In a third order PLL, the combination of the phase margin and loop bandwidth
defines the characteristics of the loop. To further reduce the spur without decreasing
the loop bandwidth and hence increasing the settling time, an additional pole needs
to be added to the loop. This additional pole increases the PLL order to four.
3.1.3 Fourth Order PLL
For the third-order passive loop filter in Fig. 3.1(a), the transimpedance is
given in Eq. (3.1). We rewrite it here:
Zlf (s) =
1
s(C1 + C2 + C3)
· 1 + sR1C1
1 + s
R1C1(C2 + C3) + R3C3(C1 + C2)
C1 + C2 + C3
+ s2
R1R3C1C2C3
C1 + C2 + C3
=
1
s(C1 + C2 + C3)
· 1 + s/ωz
(1 + s/ωp2)(1 + s/ωp3)
(3.22)
47
Here we define ωp2 = bωz, and ωp3 = kωp2. Usually, C1 À C2, C1 À C3 and
R1 > R3. The two non-zero poles can be written:
ωp2 = bωz ≈ 1
R1(C2 + C3)
(3.23)
ωp3 = kωp2 = kbωz ≈ (C2 + C3)
R3C2C3
(3.24)
The open loop gain is:
G4th(s) = K · C1
C1 + C2 + C3
· 1 + s/ωz
s2/ωz(1 + s/ωp2)(1 + s/ωp3)
(3.25)
The open-loop phase margin is:






































z = 0 (3.29)
Where A = 1 − b − kb, B = −(k2 + k)b3 + (1 + k2)b2 − (1 + k)b, and C =
kb3(kb− k − 1).





















































































Figure 3.6: Maximum phase margin varying with the ratio b = ωp2
ωz




Figure 3.6 shows the maximaum phase margin as a function of b = ωp2/ωz and
k = ωp3/ωp2 in a fourth order PLL. From this figure, we can see when the ratio of
ωp3 to ωp2 is larger than 10, the ratio has little influence on the maximum phase
margin. Then, the PLL system can be simplified as a third order PLL.




C1 + C2 + C3
·
√






























then from Eq. (3.33)
K · C1
C1 + C2 + C3
= E · ωc. (3.35)
With the maximum phase margin, the open loop gain of Eq. (3.25) can be
written:
G4th(s) = E · ωc · 1 + s/ωz
s2/ωz(1 + s/ωp2)(1 + s/ωp3)
(3.36)









































Figure 3.7: Fourth order PLL frequency error varying with settling time, the ratio
b = ωp2
ωz
, and k = ωp3
ωp2
50
Then the closed loop gain with the maximum phase margin can be expressed
as:
H4th(s) =
N · (1 + s/ωz)








· ωc, and ωp3 = bkD · ωc, Eq. (3.37) becomes






















If we know b and k, we can calculate the value of D and E. With Eq. (3.8),
(3.10) and (3.38), the normalized frequency error of a fourth-order PLL system
can be calculated by Matlab. The normalized frequency error of a fourth-order
charge-pump PLL is shown in Fig. 3.7.





























k=5, ε = 10−4
k=5, ε = 10−5
k=5, ε = 10−6
k=100, ε = 10−4
k=100, ε = 10−5
k=100, ε = 10−6
Figure 3.8: Fourth order PLL locking time varying with phase margin
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According to Eq. (3.32), the phase margin φm can be calculated with known
b and k. And according to Eq. (3.8), (3.10) and (3.38), the normalized locking
time (ωctlock) can be calculated with known b, k, D, E, and frequency error ε. The
normalized locking time of a fourth-order PLL, is plotted against φm with different
relative frequency error (ε = 10−3, 10−4, and 10−5) and the ratio k = ωp3/ωp2 as
shown in Fig. 3.8.
Higher order PLLs are rarely used because the phase margin is reduced with
more poles. We do not analyze them in this dissertation.
3.2 Noise in Phase-locked loops
The noise model of charge pump PLL synthesizer is shown in Fig. 3.9. The
noise sources can represent either the noise created by the blocks due to intrinsic
noise sources (thermal, shot, and flicker noise sources), or the noise coupled into the
blocks from external sources, such as from power supplies, the substrate, etc. For
the reference, the divider and the VCO block, only phase noise is sensed at the point
where the noise is injected. Those noise are denoted as φref,n, φdiv,n, φvco,n. On the
other hand, current noise icp,n is sensed for PFD/CP, and voltage noise vlpf,n is for
the low pass filter. In addition, for an integer-N PLL we further model the divider
phase noise by the prescaler phase noise φpres,n, and the low frequency divider phase
noise φcounter,n. The low frequency divider is made of a program counter and a











































Figure 3.9: The noise model of a charge pump PLL
According to Fig. 2.8 and Eq. (2.10), the transfer function from the various
noise sources to the PLL output noise can be expressed as follows.
φout,ref (s)
φref,n(s)











































Ns + KpdKvcoFlpf (s)
(3.43)
where φout,ref , φout,cp, φout,lpf , φout,vco, and φout,div are the PLL output phase noise
caused by the reference, the PFD/CP, the low pass filter, the VCO, and the divider,
respectively. Kpd = Icp/2π is the gain of the phase frequency detector.










are low pass filters with a gain of N at fre-
quencies below the loop bandwidth. This means the noise contributions from the
reference, PFD/CP, and divider are referred to the output enhanced in effect by N
at low offset frequencies from the carrier, and suppressed at high offset frequencies
from the carrier. The transfer function
φout,vco(s)
φvco,n(s)
is a high pass filter. This means
that the noise from the VCO at lower frequencies can be corrected by the relatively
fast PLL. But at high frequencies, the loop is not fast enough and is essentially an
open loop. The transfer function
φout,lpf (s)
vlpf,n(s)
is a band pass filter. Therefore, at low
frequencies the noise of the PLL is contributed by input, PFD/CP, LPF, divider,
and VCO, but the noise from the VCO is diminished by the gain of the loop. At
high frequencies, the main noise of the PLL is that of the VCO.
The reference and loop filter are usually made from off-chip discrete compo-
nents. Their noise can be easily modelled with good accuracy. The noise from
PFD/CP, divider, and VCO are more difficult to predict for their on chip imple-
mentation. The total PLL phase noise can be expressed as:
φ2out,n(s) = φ
2
out,ref (s) + φ
2
out,pfd/cp(s) +













out,div(s) are noise power
spectral densities of reference, PFD/CP, LPF, VCO, and divider, respectively.
With the system level analysis, we will give our theoretical analysis for each
PLL block in the following parts of this chapter.
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3.3 CMOS LC VCOs
The voltage controlled oscillator (VCO) and the prescaler operate at the high-
est frequency of a frequency synthesizer. However, the VCO is more critical since
the phase noise of the VCO determines the out of band noise of the synthesizer.
The VCO performance in terms of phase noise and tuning range determines basic
performance characteristics of a transceiver. The current trend toward multiband
multistand transceivers and broadband systems has generated interest in VCOs that
simultaneously achieve very wide tuning range and low phase noise performance
[60]-[62].
With a given loop bandwidth ωc, from Eq. (3.16) and Eq. (3.35) we have the
















Where R1, R2, C1, C2, and C3 are LPF parameters. E can be found with
the given R1, R2, C1, C2, and C3 in Eq. (3.34). From Eq. (3.45) and Eq. (3.46),
we get that the product of KpdKvco is constant for fixed LPF parameters. With
the same loop filter parameters and divider number, Eq. (3.40) and Eq. (3.41) are
proportional to Kvco. The relations also can be described as [63]:
φ2out,pfd/cp ∝ Icp · (Kvco)2 ∝ Kvco (3.47)
φ2out,lpf ∝ K2vco (3.48)
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So by decreasing Kvco, the PLL output noise due to the PFD/CP and LPF
contributions is dramatically decreased. That results in an overall PLL phase noise
decrease. Moreover, for a practical PLL, the noise from the preceding stages of the
frequency synthesizer inevitably injected into the VCO control input, therefore the
lower Kvco is very critical for the PLL output phase noise.
For a wideband VCO design, a single varactor device with a steep C-V charac-
teristic can be used to achieve a wide frequency range and typically has sufficiently
high Q as that it does not degrade the phase noise performance of the VCO. But
this design can result in an excessively high VCO gain Kvco. So, a wideband VCO
must properly limit the overall VCO gain.
In section 3.3.1, a design-oriented phase noise model is presented that takes
into account the non-linearity of the active element. Based on the VCO phase noise
model, we will analyze phase noise for both narrowband and wideband VCOs by
using the circuit parameters in section 3.3.2. To confirm the VCO phase noise model,
a basic complementary cross-coupled LC VCO is designed in section 3.3.3. Our goal
is to design a widband VCO, so we will theoretically analyze the switched-capacitor
wide range tuning method and discuss VCO constant output level control scheme
in sections 3.3.4 and 3.3.5, respectively.
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3.3.1 A Model for a Complementary Cross-coupled LC VCO Phase
Noise Analysis
In Kong’s [51] and Rael&Abidi’s [52], the LC VCO phase noise model are
provided. But these two models focus on the single cross-coupled LC VCO. As
we stated before, we use a complementary cross-coupled LC VCO in our design.
Improving on the literature results in [51] and [52], we provide a phase noise model
for the complementary cross-coupled LC VCO in this section.
Figure 3.10 shows the noise sources in the complementary oscillator. From this
figure, we can see thermal noise sources in LC oscillators are from tank, differential





















Figure 3.10: Complementary LC oscillator with noise sources
A. Phase Noise from the Tank
Phase noise from the tank (inductor and varactors) can be obtained from the
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calculation in section 2.5.1 in Lesson’s Model [49]:








Where A0 is the differential output voltage peak amplitude (Vout+/Vout−). Ow-
ing to filtering in the LC circuit, a square wave of current creates a sinusoidal voltage
across the resonator. The peak amplitude A0 in the current limited regime (in this
operation regime, the output voltage peak amplitude increases as the tail current





where IB is the bias current. The voltage drives the differential pairs into switching
and thus sustains the oscillation.
B. Phase Noise from the Differential Pairs
From Fig. 3.10, we can see there are 4 noise sources of 4 differential pair










p2. The transistor noise densities are
i2n/∆f = 4kTγgmn and i
2
p/∆f = 4kTγgmp. Where γ is around 2/3 for a long channel
device, and is between 2 to 3 for a short channel device [47]. And, gmn and gmp
are transconductances for nMOS and pMOS transistors, respectively. For a simple
stationary model, the total differential noise power due to the four cross-coupled




















The phase noise due to differential pair transistors is
L{∆ω} = i
2









Actually, the noise from the differential pair transistors is not stationary. The
output noise is white and cyclostationary because of the periodic changes in currents
and voltage of the active devices [44]. We use a similar method for the mixer noise
model in [64] for our VCO phase noise calculation. In [64], the power spectral





So, the phase noise due to four differential pair transistors is
L{∆ω} = 4 · i
2









C. Phase Noise from the Tail Current
The switching differential pairs commutate and upconvert low-noise frequen-
cies into two correlated AM sidebands around the fundamental. But noise frequen-
cies around the second harmonic downconvert close to the oscillation frequency, and
upconvert to around the third harmonic, where they are rejected by the bandpass
characteristic of the LC tank. For noise injected at 2ω0 ± ωm, we can see
cos ω0t · cos(2ω0 ± ωm)t = 1
2
(cos(ω0 ± ωm)t + cos(3ω0 ± ωm)t)
The downconvered noise is decomposed into half AM and half PM sidebands
around the oscillation frequency ω0. We know the bias transistor current noise is
i2n,tail/∆f = 4kTγbias · gm,bias. From Eq. 3.49, we have the tank impedance. So
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By adding Eq. (3.50), (3.53), and (3.57), we get that the total phase noise of
















By adding Eq. (3.50), (3.55), and (3.57), we get the total phase noise of this


















In the equation of Leeson’s model, Eq. (2.29), the total excess output noise
factor F is an unspecified noise factor. In our equation, the factor F of the comple-
mentary cross-coupled differential oscillator can be derived from Eq. (3.58) or Eq.
(3.59) by comparing with Eq. (2.29).
In our simple stationary model, the F is:




While in our cyclostationary model, the F is:








In the next section, we will use our phase noise model to analyze phase noise
in the narrowband and wideband VCOs.
3.3.2 Phase Noise Analysis for the Narrowband and Wideband VCOs
For the differential cross-coupled LC oscillator shown in Fig. 2.17, its working
area is separated into two operational regimes in [44]. In the current-limited regime,
the tail current IB is periodically commutated between the left and right sides of
the tank. Thus, the resulting fundamental amplitude is directly proportional to
IB and Rp, where higher harmonics of the commutated current are attenuated by
the bandpass profile of the LC tank. As IB is increased from its minimum value
satisfying start-up conditions, the tank amplitude increases linearly. Eventually, the
amplitude saturates and the oscillator enters the voltage-limited regime. Operating
an oscillator in the voltage-limited regime is generally undesirable because the added
power consumption no longer increases the amplitude and is thus recognized as a
waste of power [44]. We will analyze phase noise in the two operating regimes.
To gain insight into the VCO phase noise, we consider the simplified case of a
generic complementary cross-coupled LC oscillator in Fig. 2.17(b). Using the simple
phase noise model, Equation (3.58) can be re-arranged as:






)2 · (1/Rp + γ(gmn + gmp) + 128
π2
γbiasgm,bias) (3.62)
In the current-limited regime, gmn, gmp, and gm,bias are proportional to
√
IB.
Applying Eq. (3.51), Eq. (3.62) can be written as:






























For narrowband design, Rp does not vary appreciably over the tuning range
and thus (gmn + gmp) ∝
√
IB is chosen to satisfy the start-up condition as we have
explained in section 2.5.1.2. Under these conditions, the phase noise shows a 1/Q2
dependence. Due to the importance of Q, a careful optimization should consider Q
as a function of L for the chosen technology and area constraints, as discussed in
[65], [66]. Eq. (3.63) also shows the direct relationship between the bias current and
phase noise.
In the voltage-limited regime, A0 is saturated and expressed by Ao,max, and
Eq. (3.62) can be written as:














due to the excessive signal amplitude bringing the transconductor into its resistive
region, which degrades the overall tank quality factor Q. In a narrowband design
where the voltage-limited regime is reached by increasing IB, Eq. (3.64) indicates
that the phase noise must degrade since the amplitude saturates to A0,max while
the transconductance gmn, gmp and gm,bias (∝
√
IB) keeps rising. So the boundary
between the two operational regimes represents the optimum point for achieving
lowest phase noise. Increasing IB beyond this point not only wastes power, but also
degrades the phase noise.
The above analysis focuses on narrowband design. In order to evaluate similar
characteristics for wideband VCOs, frequency dependence must be taken into ac-
count. Here, we begin our analysis of the current-limited regime. From Eq. (3.62),
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a phase noise to its frequency dependence is derived assuming a fixed current IB,

































Equation (3.65) reveals that phase noise tends to improve as frequency ω0
increases. Even in cases where rs grows linearly with frequency. The phase noise does
not degrade with the rising ω0 because the tank amplitude in this topology grows
with ω20. However, wideband designs operated with fixed IB experience significant
amplitude growth as frequency increases, which eventually brings the VCO into the
voltage-limited regime where phase noise is known to degrade.
We know Rp/Q = ω0L. In the voltage-limited regime, Eq. (3.62) can be
written as:













Equation (3.66) furthermore explains that the phase noise increases as the
frequency increases.
3.3.3 A Complementary Cross-coupled VCO Design
Because inductors are very important components in LC VCO design, we will
discuss the inductor design next. With inductors, a complementary cross-coupled
LC VCO is designed to verify the proposed phase noise model in section 3.3.1.
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3.3.3.1 Inductors
On-chip inductors for LC VCOs have been widely investigated in the literature
[67]-[71]. The mostly used approach is the spiral inductor made of the metal track
available in the standard digital CMOS process. A spiral inductor can be made of
a single metal layer or multiple metal layers. The multi-layer series spiral inductor
has been used due to its smaller chip area compared with the single layer spiral
inductor. The substrate coupling effect is alleviated with smaller chip area. And
sometimes it is used to reduce the series resistance of metal tracks. On the other
hand for the single metal layer inductor design, the top metal is used because it
is the furthest metal layer from the conductive substrate and is the thickest metal
layer. The large distance to the substrate reduces the magnetic coupling with the
conductive substrate. The top metal layer has the smallest resistance due to its
thickness. These two factors help increase the quality (Q) factor of spiral inductors.
In our design, we choose the single layer inductor implementation. Because
our LC VCO uses the cross-coupled differential pair architecture, the differential
inductor structure is chosen. A differential inductor offers higher quality factor than
two independent spirals in series. The differential spiral inductor layout is shown
in Fig. 3.11. From this figure, the most obvious benefit for using a differential
inductor is that the area of only one single inductor is needed. The common-mode
impedance is reduced by the strong coupling between the windings, so common-
mode noise is significantly reduced. Many differential LC oscillators use two separate
inductors [3], [72]. This can lead to an increased noise, because noise components
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from the substrate can not be considered as common-mode noise due to the large
distance between the inductors. The strong coupling between the windings of the
differential inductor enhances signal symmetry, and this can in turn improve flicker

























Figure 3.11: An octagonal differential inductor
As an example, the spiral inductor is built with the top metal (Metal 6) tracks
in TSMC0.18µm process. The thickness of Metal 6 is 4.6µm. We choose two groups
of inductors for simulation. One group has the metal-width as 9µm, and another
group has the metal-width as 15µm. The simulated quality factor value Q and
inductance L for the two groups are shown in Fig. 3.12 and Fig. 3.13, respectively.
From the two group figures, we can see that the group with metal-width=15µm has
a little higher Q values than those of the other group because wider metal provides
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Inner Radius = 75µm
Inner Radius = 80µm
Inner Radius = 85µm
Inner Radius = 90µm
(a)




































Inner Radius = 75µm
Inner Radius = 80µm
Inner Radius = 85µm
Inner Radius = 90µm
(b)
Figure 3.12: The symmetric inductor for metal-width=9µm, and metal-space=2µm:
(a) Quality value, (b) Inductance





















Inner Radius = 75µm
Inner Radius = 80µm
Inner Radius = 85µm
Inner Radius = 90µm
(a)




































Inner Radius = 75µm
Inner Radius = 80µm
Inner Radius = 85µm
Inner Radius = 90µm
(b)
Figure 3.13: The symmetric inductor for metal-width=15µm, and metal-
space=2µm: (a) Quality value, (b) Inductance
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smaller resistance rs. According to Eq. (2.23), the Q values increases as rs decreases.
However, wider metal also means larger inductance [73], as seen from Fig. 3.12(a)
and Fig. 3.13(a).
3.3.3.2 A VCO Design
To confirm the phase noise model presented in section 3.3, we implement a
basic complementary cross-coupled LC VCO ( Fig. 2.17(b) ) design in this section.
The complementary cross-coupled VCO has two main advantages compared
with NMOS transistors only cross-coupled topology. First, with the additional
PMOS pair, the complementary topology offers higher transconductance to com-
pensate for the loss of the tank with less current consumption. It is more power
efficient. Second, matching the PMOS and NMOS transistors, the complementary
topology provides better symmetry properties of the oscillating waveform, which
decreases the upconversion of 1/f of devices to the 1/f 3 noise region [48], [50]. The
supply voltage is 3.3V. For low power consumption and low phase noise design, we
set IB = 2.2mA.
From the phase noise model of Eq. (3.59), it is clear that the quality factor
should be large for a good phase noise performance design. With the given quality
factor, the inductance value will determine the phase noise. If we do not care about
power consumption, a smaller inductor is better at the price of large current. But
under a power consumption constraint, a larger inductor will be better for a given
bias current. However according to Eq. (2.21), a larger inductor will reduce the
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tuning range. So the differential inductor we choose has the design parameters
shown in table 3.1.
Metal Metal Width/Space Inner Radius Turns Q L rs
Metal6 15µm/2µm 90µm 4 9.5 5.01nH 7.8Ω
Table 3.1: Design parameters of an inductor in a complementary cross-coupled LC
VCO
The tank equivalent parallel resistance Rp = Q
2 · rs = 703Ω. So, the tank
transconductance gm,tank ≥ 1
Rp
= 1.42mS to meet the startup condition. If we set
the startup coefficient α = 3.5 [47]. Then the total transconductance of one NMOS
and one PMOS should be gm = gmn + gmp = α · (2gm,tank) = 9.94mS. To reduce 1/f
noise up-conversion [50], we choose gmn = gmp = 4.97mS. From these parameters
and 0.18um CMOS technology parameters, µn ≈ 400cm2/V S, µp ≈ 130cm2/V S,















IB · µpCox = 171 (3.68)


















From the phase noise model, we also know that tail current source transco-
ductance gm,bias and γbias should be as small as possible. To limit short-channel
induced excess noise, the minimum length has to be avoided. For smaller gm,bias,
we will choose larger length and smaller width for the current source transistor.
However, to keep the tail current transistor working in the saturation region, the
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overdrive voltage of the tail transistor should be small. That results in a larger
gm,bias when the tail current is fixed. For compromise, we choose the current bias
transistor size as W/L = 250/2. Then the overdrive voltage Vov,bias is 0.43V, and








IBRp = 1.97V (3.69)
According to the phase noise model Eq. (3.59), with oscillation frequency



















In the calculation, we choose γ = 2.5 for the short channel length of the dif-
ferential pair transistors, and γbias = 2/3 for the long channel length tail transistor.
The Cadence SpectreRF simulated phase noise is shown in Fig. 3.14. From the
figure, we can see the phase noise is −117dBc/Hz at 1MHz frequency offset with
the oscillation frequency at 2GHz. The phase noise simulation result is in good
agreement with our analysis result in Eq. (3.70). Moreover, the simulated VCO
tuning range is shown in Fig. 3.15. Its output frequency ranges from 1.871GHz to
2.208GHz when the control voltage changes from 1.2V to 2.7V . The typical VCO






























Figure 3.14: The Complementary cross-coupled LC VCO phase noise, f0 = 2GHz

























Figure 3.15: The complementary cross-coupled LC VCO tuning range
3.3.4 Wideband VCO Tuning Range Analysis
In recent years, band-switching techniques have been used extensively. These
techniques have proved to be successful ways to increase tuning range and/or de-
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Figure 3.16: The wideband VCO: (a) The simplified VCO schematic, (b) The LC
tank congifuration with the binary-weighted switched-capacitor array
The simplified wideband VCO schematic is shown in Fig. 3.16(a), and a generic
binary-weighted band-switching LC tank configuration of branch size n shown in Fig.
3.16(b). The tuning range extremities can be obtained as:
ωo,min = [L · (Cv,max + (2n − 1) · Cb + Cp)]−1/2 (3.71)
ωo,max = [L · (Cv,min + (2n − 1) · Cb,off + Cp)]−1/2 (3.72)
Where Cv,max and Cv,min are the maximum/minimum varactor capacitance for
the available tuning voltage range. Cb is the unit branch capacitance, and Cb,off
represents the effective capacitance of a unit branch of the array in the off state.
The MOS switch in a unit branch of the array contributes a parasitic capacitance
71
Cpar that is mainly composed of its drain-to-bulk junction and drain-to-gate overlap
capacitors. Cp is the total lumped parasitic capacitance.
To guarantee that any two adjacent sub-bands do not overlap, the following
condition must be satisfied:
∆Cv ≥ ∆Cb (3.73)








Figure 3.17: A part of switched capacitor array and its equivalent circuit
To be able to quantify the impact of lossy switches, Fig. 3.17 shows a part of a
switched capacitor array and its equivalent circuit. Ron is the channel resistance of


















To avoid the LC tank Q degradation due to the switch finite channel resistance
Ron, minimum-length MOS transistors with sufficient large size width are used. So,
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(ωRonCpar)











The first part is the equivalent resistance which is smaller than Ron. The
second part and third part are equivalent two capacitor Cb and Cpar series connected.
So, only Cpar is large enough that the total equivalent capacitance is mainly decided
by the unit capacitance Cb. That means the switch size also should be large enough
that Cpar has little influence on Cb.













where QL, Qvar and QC are quality factors of the inductor, varactor, and switch-
capacitor array, respectively. Generally the quality factor Qvar for the varactor can
be an order of magnitude higher than QL. We also suppose that QC is much higher
than QL [53]. Then the Q of the LC tank is primarily determined by the inductor










With the minimum gate length for an MOS switch, Eq. (3.77) indicates that the
larger size MOS switch is needed for smaller channel resistance Ron, which results
higher QC value.
From Eq. (3.75) and Eq. (3.77), larger size is necessary for MOS switches.
But larger size MOS transistors bring lager off-state parasitic capacitance (for the
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transistors in Fig. 3.16(b)), which will limit the tuning range. Therefore, it is very
important to chose appropriate size for switches by circuit simulation.
The switched-capacitor array size n (i.e. the number of bits controlling the
binary-weighted array) is also a very important design parameter for the band-
switching configuration. We may expect that adding more bits to the array is
beneficial to the tuning range. But actually when the size is beyond a certain num-
ber, the minimum fixed capacitance in the design prevents any further improvement
to the tuning range.
3.3.5 Wideband VCO Constant Amplitude Control Scheme
The steady-state oscillation amplitude is an important design characteristic
of oscillators, and can also have a significant impact on neighboring system blocks.
Methods addressing this constant output amplitude typically consist of amplitude
control. A conventional method of controlling the amplitude of a VCO is by means
of an automatic amplitude control (AAC) loop [74], [75], where a continuous-time
feedback loop provides very accurate control of the oscillation amplitude and at
the same time ensures startup conditions are met. As in all feed-back systems,
great care must be taken to ensure that the loop remains stable under all operating
conditions. Furthermore, the presence of additional noise generators in the loop can
significantly degrade the phase noise performance.
For a wideband VCO, the total tank capacitance varies over a large range
as the fixed capacitors are switched in or out of the tank. That results in a wide
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frequency tuning range. As the total LC tank capacitance goes from small to large,
the LC oscillator frequency decreases. From Eq. (2.24), the equivalent parallel tank
impedance Rp decreases too. The VCO changes from the voltage-limited regime to
the current limited regime. According to Eq. (3.51), we need to increase the tail
current IB with the decreasing VCO frequency to keep the constant output swing.
According to the previous analysis, we will use an alternative amplitude control
scheme to alleviate the deficiencies inherent in the conventional approach in our
research. Instead of a continuous feedback loop, a calibration approach is used. The
VCO amplitude is detected and compared to a reference voltage to see if the bias
current needs to be adjusted by the switches shown in Fig. 3.16(a). This method
has the advantage of being active only during calibration. Thus, the steady-state
phase noise performance of the VCO is not affected. Furthermore, the open-loop
nature of this calibration method eliminates any concerns of instability.
3.4 Frequency Divider
The divider is the main power consumption block of a PLL frequency synthe-
sizer. The high power consumption is mainly due to the first stages (high speed
part) of the frequency divider that often dissipates half of the total power. Due
to the high input frequency, the high speed part of the divider can not be imple-
mented in conventional static CMOS logic [76]. Instead, it is commonly realized in
source-coupled logic (SCL), which allows higher operating frequency [77].
In this section, we will investigate the implementation aspects of a dual-
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Channel RF VCO
Channel Frequency P- S- Divider Frequency
number (MHz) counter counter Ratio (MHz)
1 2412 127 6 2038 2038
2 2417 127 11 2043 2043
3 2422 127 16 2048 2048
4 2427 128 5 2053 2053
5 2432 128 10 2058 2058
6 2437 128 15 20363 2063
7 2442 128 20 2068 2068
8 2447 128 25 2073 2073
9 2452 128 30 2078 2078
10 2457 128 35 2083 2083
11 2462 128 40 2088 2088
12 2467 128 45 2093 2093
13 2472 128 50 2098 2098
14 2484 128 62 2110 2110
Table 3.2: Configuration of P counter and S counter for a IEEE 802.11b/g frequency
synthesizer, where N = 16 in ÷N/N + 1
76
modulus divider in the TSMC 0.18µm CMOS process. SCL is used in the high
speed part of dividers to lower power consumption. In our application, the IEEE
802.11b/g frequency divider is designed.
3.4.1 A Dual-Modulus Frequency Divider for IEEE 802.11b/g









Figure 3.18: The diagram of ÷16/17 prescaler
As described in the section 2.5.2, the dual-modulus divider consists of a dual-
modulus prescaler (N/N+1) followed by a program counter (P) and a pulse swallow
counter (S), as shown in Fig. 2.18. The total division ratio is PN + S. Table 3.2
shows the 14 channel frequency allocation of the IEEE 802.11b/g standard. The
Greatest Common Factor (GCF) is 1MHz for these channel frequencies. According
to Eq. (2.9), the maximum reference frequency can be only 1MHz. When the IF
LO frequency is set to 374MHz, with ÷16/17 prescaler, the configuration of the P
and S counters for these 14 channels is also shown in Table 3.2.
The ÷16/17 prescaler consists of one dual-modulus ÷2/3 and three ÷2 di-
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viders, as shown in Fig. 3.18. The critical condition for speed occurs when the
÷2/3 prescaler is supposed to divide by 3. The division by 17 is obtained by forcing
÷2/3 divider to divide by 3 once every 16 input transitions by the control signal
MC. If the delay between the output (Q1) of the ÷2/3 divider and modulus control
signal, modulus ctrl, are larger than one clock period, the circuit can not perform
the correct division. However, relatively larger bias currents for the SCL D-latches
in the flip-flop circuits (Fig. 3.21) means higher speed operation. In order to guaran-
tee a correct operation of the prescaler up to 2.5GHz over process and temperature
variations, the bias current of the SCL latches of the ÷2/3 divider is set to 750µA.
The differential output peak voltage is set to around 1V to drive the next stage
differential circuit.
The first ÷2 divider stage has a maximum input frequency of 1.25GHz. Thus
the speed requirements of this stage are relaxed and its power consumption can be
reduced. From simulation, we set the bias current of the latches in D flipflop (Q2
in Fig. 3.18) to 250µA to keep the differential output peak voltage at 1V. In order
to decrease the white noise, the bias currents of the following two ÷2 dividers are
also set to 250µA.
Next, we introduce our design for the program counter (P) and the pulse
swallow counter (S). CMOS logic ripple counters are used for both program and
pulse swallow counters. Figure 3.19 shows the diagram of the program counter.
The program counter generates one output pulse every 127 input pulses when the
swallow counter count number is 6, 11 or 16 as described in Table 3.2. Otherwise,


























































Reset (from Program counter)
MC 
(to  16/17 prescaler)
CH1 CH2 CH3 CH4 CH5 CH6
Figure 3.20: The diagram of a swallow counter
The diagram of the pulse swallow counter is shown in Fig. 3.20. The output
of the swallow counter, MC, switches the division ratio of the prescaler (÷16/17)
and is controlled by 6 channel selection bits, Ch1 ∼ Ch6 as shown in Fig. 3.20.
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D Flipflops D-FF1 in Fig. 3.19 and D-FF2 in Fig. 3.20 are used to set and reset
at the falling edge of the clock signal, clk. Therefore, the set and reset of MC are
independent of the delays of the ripple counter and the logic gates.
All dividers including any CMOS logic counter are triggered by the falling
edges of their input clocks, allowing a delay of as much as half of the period of the
input of each divider. With this design, a race is further prevented [26].
Compared with the two-modulus divider, the main improvement for the multi-
modulus divider is that its division ratio can be all the integer numbers from 64 to
127. In addition, the multi-modulus divider can function as the only block in the
frequency divider. So neither a program counter nor a pulse swallow counter is
necessary for multi-modulus frequency dividers compared with the structure of two-
modulus dividers. The detailed circuit design of a multi-modulus divider (64 ∼ 127)
is given in section 4.3 later.
3.4.2 Source Coupled Logic
The dual-modulus and multi-modulus prescalers consist of ÷2 and ÷2/3 fre-
quency dividers made of SCL latches and gates.
SCL is used in high-speed mixed signal environments due to its reduced switch-
ing noise, its low power dissipation at high frequencies compared to standard CMOS
logic, and its immunity to common mode noise [77]. The maximum operating fre-
quency and the required operating power of SCL can be altered by changing the
DC bias condition of the gate. This mechanism enables performance versus power
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trade-offs to be made during circuit operation. The standard CMOS logic utilizes
the switching nature of CMOS transistors to pull its outputs toward V dd or V ss,
while SCL employs the current-steering properties of the differential pair to steer


















Figure 3.21: A D-latch with merged AND gate [58]
Figure 3.21 shows the circuit of a D latch merged with an AND gate (called
“AND” D latch). This circuit structure can significantly increase the operating
speed with less power consumption. By using the “AND” D latch, only two tail
currents are needed to implement two AND gates and two D latches. In the same
way, only three “AND” D latches are needed to implement six logic cells in the
÷2/3 divider, which is used to realize multi-modulus prescalers. Obviously, much
power is saved with this “AND” D latch structure.
As we see, SCL requires DC bias currents, resulting in higher total static power
dissipation compared to CMOS for frequencies lower than a few hundred megahertz,
but at high frequency SCL may dissipate less total power than its CMOS equivalents.
81
The approximate propagation delay, τ , of the ideal SCL gate is proportional to the





where C is the load capacitance on the logic gate, ∆V is the output voltage swing,
and IB is the tail current. This relationship indicates that the propagation delay
can be reduced by a combination of lowering the signal swing and increasing the
tail current used to charge and discharge the capacitance.
3.5 Charge Pump
Theoretically, an ideal charge-pump PLL does not suffer from reference clock
feedthrough once it is locked. But in real frequency synthesis, the charge pump is
the dominant block that determines the level of the reference spur (we will give the
detailed explanation in section 3.5.1). Therefore, non-idealities of a charge pump
should be carefully considered for circuit design.
In this section, the spectral components of the charge pump output (Iout) are
derived first. Then, the effects of the charge pump non-idealities to reference spur
are analyzed (see Eq. (3.88) and (3.92)). Later, we analyze some existing charge
pump circuits. Based on the frequency spur and charge pump circuit analysis, we





Figure 3.22: Charge pump output current pulses
3.5.1 Reference Spur Feedthrough
For an ideal charge pump, let the charge pump current be denoted as Icp. The
phase error between reference frequency fref and divider output frequency,fdiv, is
∆φ. Then, the phase difference, ∆φ, is the proportion of the output current time,
τ ,as [59]:
∆φ = 2π · τ
Tref
(3.79)
where τ is the active time of the charge-pump output and Tref is the period of the
reference signal, as shown in Fig. 3.22. The Fourier series expression for a periodic































For a very small value of duty cycle
τ
Tref
¿ 1, sin(nπτ/Tref )
nπτ/Tref
≈ 1. Eq. (3.80)










This equation shows that the Iout signal comprises the fundamental and the harmon-
ics of the reference frequency fref , and the amplitude of the spectral components of
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Iout are twice as large as its DC value Icpτ/Tref .
In an ideal situation the phase of the VCO would be perfectly locked and the
duty cycle τ/Tref of the charge pump output signal would be zero. In that case there
would be no signal components at the reference nor its harmonics coming into the
loop filter and therefore there would be no spectral degradation of the oscillator’s
output signal. In practice, however, there are two main issues which can generate
reference spur.
A. Leakage Current
One of the issues in the charge pump design is the leakage current, which
alters the voltage stored in capacitor C1 of the loop filter, as shown in Fig. 3.1(a).
There are several sources of leakage currents which may shift the voltage in C1, the
charge pump itself, the on-chip varactor, etc.. The phase offset due to the leakage
current is usually negligible but the reference spur by the leakage current is possibly
substantial in frequency synthesizers.






when Ileak ¿ Icp and τ ¿ Tref , substitute Eq. (3.82) to Eq. (3.81), we get




From standard modulation theory, it is known that the relationship of the peak
phase deviation φp(fm) to the peak frequency deviation ∆f(fm) and the modulation
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And, the peak frequency deviation is:
∆f(fm) = Vripple(n, fref ) ·KV CO (3.85)
where Vripple(n, fref ) is the ripple voltage of the control voltage. The spectral com-
ponents of the ripple voltage at the reference frequency fref and its harmonics can
be expressed as:
|Vripple(n · fref )| = 2Ileak|Zf (j2πnfref )| (3.86)
where n ranges from 1 to ∞, and Zf (j2πnfref ) is the transimpedance function of











Figure 3.23: Charge pump output current in locked state due to mismatch: (a)
current leakage, (b) current mismatch
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Now, the peak phase deviation φp(n · frf ) can be written as
φp(n · fref ) = 2Ileak|Zf (j2πnfref )|KV CO
n · fref (3.87)
Each of the baseband modulation frequencies n·fref generates two RF spurious
signals which are located at offset frequencies ±n · fref from the carrier frequency
fLO. The amplitude of each spurious signal Asp is:
Asp(fLO ± n · fref ) = ALO φp(n · fref )
2
= ALO
Ileak|Zf (j2πnfref )|KV CO
n · fref (3.88)
where ALO is the carrier amplitude. Therefore, we get
[





Ileak|Zf (j2πnfref )|KV CO
n · fref (3.89)
From Eq. (3.89), we get a conclusion that the relative amplitude of the spuri-
ous signals are determined by the transimpedance of the loop filter, by the magni-
tude of the DC leakage current, by the VCO gain and by the value of the reference
frequency.
B. Mismatch in the Charge-Pump Current Sources
Another main issue is the mismatch in the charge pump current sources. Mis-
match originates in the different type of devices used to implement the N-type
current sources, which sink current from the output node to ground, and the P-type
source which sources current from the positive supply to the output node. The
current mismatch occurs in dumping the charge to the loop filter by up and dn op-
erations. When the mismatch occurs in the charge pump, it is important to reduce
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turn-on time (delay time) of the PFD that is equivalent to the minimum pulse width
of the output to avoid the dead-zone [26].
Assume there is no leakage current. Let the current source mismatch of the
charge pump be denoted by ∆Icp = Iup − Idn, and assume ∆Icp > 0, as shown in
Fig. 3.23(b). The pulse width of current −Icp to compensate this current mismatch
∆Icp is:
τ = ton · ∆Icp
Icp
(3.90)
Usually ∆Icp ¿ Icp and ton ¿ Tref , then τ ¿ Tref . Substitute Eq. (3.90) to
Eq. (3.81), we get,
Iout(t) = ∆Icp · ton
Tref






Using a similar approach as applied to the leakage current, we get that the
magnitude of the ripple voltage due to current source mismatch can be expressed
as:
Vmismatch(n · fref ) = 2∆Icp(n · fref ) · ton
Tref
· |Zf (j2πnfref )| (3.92)
Also, use the similar approach as applied to the leakage current, the spur level
can be derived as:
[









Eq. (3.93) shows how important it is to design the PFD and charge pump
with the minimum turn-on time, ton, as well as with the minimum mismatches. The
minimum turn-on time is also important to reduce the inband noise contribution of
the PLL to the output.
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3.5.2 Analysis of CMOS Charge Pump Circuits
We will analyze three typical charge pumps as shown in Fig. 3.24 [59]. Figure
3.24(a) is the charge pump with the switch at the drain of the current mirror MOS.
When the switch is turned off, the current pulls the drain of M1 to ground. After
the switch is turned on, the voltage at the drain of M1 increases from 0V to the loop
filter voltage held by the PLL. In the mean time, M1 has changed from the linear
region to the saturation region. High peak current is generated. It is caused by the
voltage difference of two series turn-on resistors from the current mirror, M1, and

























Figure 3.24: Typical charge pump circuits
To guarantee the MOS current mirrors in the saturation region, the topology
with gate switches instead of drain switches is provided, as shown in Fig. 3.24(b).
However, to achieve fast switching time, the bias current of M3 and M4 may not be
scaled down since the transconductances of M3 and M4 affect the switching time
constant. On the other hand, the gate capacitance of M1 and M2 is substantial
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when the output current of the charge pump is high.
To get fast switching and save bias current, the switches located at the source
of the current mirror MOSs are provided, as shown in Fig. 3.24(c). M1 and M2
are in the saturation region all the time. Different from the gate switching, the
transconductances of M3 and M4 do not affect the switching time. As a result,
low bias current can be used. This topology gives faster switching time than the

























Figure 3.25: The circuit diagram of charge pump
In our design, we choose the topology as shown Fig. 3.24(c) with some im-
provement. We use a feedback circuit (AMP) and a replica bias to reduce the current
mismatch in the up and dn branches. The new charge pump circuit is shown in Fig.
3.25. The detailed CMOS circuit will be given in section 4.4.
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3.6 Σ∆ Modulators
Σ∆ noise shaping techniques have been widely used to suppress fractional
spurs in fractional-N frequency synthesizers [34]-[36], [79]-[80]. In this section, first
the influence of Σ∆ modulators on the spectral purity of the fractional-N synthe-
sizer is investigated. We choose a 3rd-order MASH Σ∆ modulator (cascade 1-1-1)
and a 3rd-order, multi-bit, single-loop Σ∆ modulators to study because the two
modulators represent the extreme ends of the Σ∆ modulator topology spectrum.
Simulink is used to model the two Σ∆ modulators, and Matlab is used to analyze
their properties. Then, the PLL frequency synthesizer phase noise due to the Σ∆
modulator block is discussed, and some noise formulas are derived.








































Figure 3.26: The 3rd-order MASH Σ∆ modulator Simulink Model
The simulink model of the MASH (multi-stage noise-shapping) or cascade 1-
1-1 Σ∆ modulators is shown in Fig. 3.26. The MASH modulator consists of three
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first-order modulators. The quantization error of the first modulator is the input of
the second modulator, and the second modulator quantization error is the input of
the third modulator. By adding the outputs of the three first-order modulators, the
quantization error of the first and the second modulator is cancelled. The output Y
has 8-levels and spread from -3 to 4 with an average between 0 and 1. The stable
input range normalized to the modulator is from 0 to 1. It is inherently stable,
because each first order Σ∆ modulator is stable.


























































Figure 3.27: The 3rd-order MASH modulator: (a) The pole-zero plot, (b) The
simulation of the output spectrum density
The signal transfer function and quantization noise transfer function (NTF)






= (1− z−1)3 (3.95)
where E(z) is the quantization noise associated with the third first-order modulator.
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The noise transfer function contain 3 poles at the origin of the z-plane and 3 high-
pass zeroes at the unit circle as shown in Fig. 3.27(a). The Matlab simulation was
run on 218 output points with the clock frequency of 20MHz. Figure 3.27(b) shows
the simulated power spectrum density (PSD) of the MASH modulator output.
3.6.2 Single Stage with Multiple Feedforward
The multi-bit, single-loop Σ∆ modulator is shown in Fig. 3.28. This modula-
tor consists of a single, 3rd-order discrete time filter with feedforward and feedback
coefficients, which influence the noise transfer function NTF. Compared with the
MASH architecture, the single-stage architecture has better noise shaping charac-
teristics for dc inputs. But it is subject to instability and smaller input range. The






















Figure 3.28: The 3rd-order multi-bit, single-loop Σ∆ modulator Simulink Model
To reduce the implementation complexity in CMOS technology, the coefficients
of the feedforward and feedback are powers of two. The signal transfer function






z−1(2− 2.5z−1 + z−2)





1− z−1 + 0.5z−2 (3.97)

























































Figure 3.29: The 3rd-order multi-bit, single-loop modulator: (a) The pole-zero plot,
(b) The simulation of the output power spectral density
In contrast to the MASH modulator, the NTF contains 1 pole at the origin and
another two symmetric complex poles inside the unit circle of the z-plane, as shown
in Fig. 3.29(a). Figure 3.29(b) shows the simulated power spectral density of the
multi-bit, single-loop modulator output. Although the single-loop Σ∆ modulator
is more complex than the MASH modulator, it offers higher flexibility in terms of
noise shaping. By adjusting the pole to the proper position, the quantization noise
of the modulator is smoothed out. So, as shown in Fig. 3.29(b), a smooth curve
results in the PSD’s of the single-loop Σ∆ modulator.
In Fig. 3.30(a), 7 output states (7 division ratios) are employed to obtain the
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wanted output for a MASH modulator in 20,000 samples (sequence in Fig. 3.30).
And in Fig. 3.30(b), only 3 output states (3 division ratios) are intensively used while
the other two states are used only for a limited amount of time for the single-loop
modulator. So, PLL divider modulus switching is largely reduced, and the switching
noise is dramatically decreased. It has better high frequency noise performance.






































Figure 3.30: The Σ∆ Modulator Output States: (a) MASH modulator, (b) Multi-
bit, Single-loop Modulator
From the simulation results of Fig. 3.27(b), Fig. 3.29(b) and Fig. 3.30 for
3rd-order digital Σ∆ modulators, we observe that the single stage architecture is
better than the cascaded one in terms of spurious content.
3.6.3 Phase Noise Due to Σ∆ Modulator Block
Discrete fractional spurs become more like random noise after Σ∆ Modulator
noise shaping. The SSB phase noise of the noise-shaped fractional spurs is analyzed
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as follows.
Considering the noise shapping with the mth-order MASH Σ∆ Modulator
(m ≥ 1), the PLL instantaneous output frequency fout is always equal to the product









The noise of the output frequency is the third term of Eq. (3.98):
Efout(z) = (1− z−1)mE(z) · fref (3.99)








where the subscript fout denotes the frequency fluctuations referred to the input
of the divider. In order to obtain the phase fluctuations, consider the relationship
between frequency ω and phase φ,




φ(t)− φ(t− Tref )
Tref
(3.101)
and its z domain representation,




Rearranging this expression yields
φ(z) =
2π · Efout(z)
fref (1− z−1) =
2π
(1− z−1) · (1− z
−1)mE(z) (3.103)
From this equation, E ′(z) = (1 − z−1)mE(z) is the noise output of the mth
order Σ∆ modulator, and
1
1− z−1 is an integrator. In the time domain, it can be
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expressed as:
φ(n) = 2π · {e′(n) + e′(n− 1) + e′(n− 2) + e′(n− 3) + · · ·} (3.104)
And
e′(n) = y(n)− y (3.105)
where y(n) is the mth order Σ∆ modulator output, and y is the average value of
the whole set of output samples. With the sampling output y(n) known, we can get
e(n) at each sampling time n, and we can calculate the phase φ(n) at each sampling
time n. Using Matlab, the PSD of the Σ∆ modulator phase noise can be simulated.
According to Eq. (3.99), (3.100) and (3.103), the double-sideband phase noise




· |1− z−1|2m−2 (3.106)
where the subscript φ denotes phase fluctuations. Noting that
|1− z−1| = |1− e−jωT | = 2 sin(ωT
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To find the effect of the Σ∆ modulator phase noise on the PLL output, a
similar analysis to section 3.2 is performed. The noise from the Σ∆ modulator is
injected into the system as shown in Fig. 3.31. Using the parameters in Fig. 2.8,
































Figure 3.31: A fractional-N frequency synthesizer with a Σ∆ phase noise source
added
3.7 Conclusions
This chapter presented analysis of the PLL frequency synthesizer. A linearized
frequency domain model was analyzed according to its order. The PLL parameter
effects on PLL dynamics and stability were characterized. Various noise sources in
a PLL are identified and their contributions to the closed loop overall phase noise
were derived. Then a design-oriented VCO phase noise model was developed. With
the VCO noise model, we theoretically analyzed phase noise for both narrow band
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and wide band VCOs. We also designed a complementary cross-coupled LC VCO
to confirm the proposed phase noise model. The effects of the charge pump non-
idealities to reference spur were analyzed, and a new charge pump design was given.
Finally, the influence of Σ∆ modulators on the spectral purity of the fractional-N
frequency synthesizer was investigated, and the PLL frequency synthesizer phase
noise due to Σ∆ modulator block was derived. Based on the theoretical analysis,




Circuit Design of PLL Frequency Synthesizer
This chapter describes the detailed design and implementation of a Σ∆ fractional-
N PLL frequency synthesizer. We begin with the PLL system design. With the sys-
tem design parameters and specifications, then we focus on the PLL block design.
In order to have good PLL phase noise performance, the VCO gain should be as
low as possible. A wideband VCO is designed with low VCO gain in section 4.2.
We also design a multi-modulus divider in section 4.3. The main issue in designing
dividers is to achieve a speed as high as possible at a reasonable power consump-
tion. Source coupled logic (SCL) is used for high frequency digital circuit design for
saving power and lowering noise. Then, we give the circuit design of a phase fre-
quency detector and a charge pump in section 4.4. To reduce the effect of reference
spur feedthrough for good phase noise performance, we improve the charge pump
design by using a feedback circuit to decrease the mismatch between the current in
the up branch and that in the down branch. Later, we give the circuit design of a
3rd-order Σ∆ modulator in section 4.5. Pipeline techniques and True Single phase
Clock (TSPC) techniques are used to further save power and area. Finally, we give
the PLL simulation results and the measurements of a 2GHz VCO chip in sections
4.6 and 4.7, respectively.
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4.1 The 2.4GHz Fractional-N PLL Frequency Synthesizer
4.1.1 Implementation
In the integer-N frequency synthesizers only integer multiplies of the reference
frequency can be synthesized as we have explained in the previous chapters. Stability
requirements limit the loop bandwidth to about one tenth of the reference frequency.
As a result, the dynamic behavior of this type of PLL is seriously degraded in narrow
band communication systems. In addition, a high division modulus N is necessary.
From the noise analysis in section 3.2, the noise contributions of almost all PLL
building blocks, except the VCO, are multiplied by N , so the phase noise of the
PLL output becomes even worse.
In the fractional-N frequency synthesizers, fractional multiples of the reference
frequency can be synthesized, allowing a higher reference frequency for a given
frequency resolution. That means the loop bandwidth can be increased, without
deteriorating the spectral purity. Therefore, the PLL dynamics are accelerated and
the total amount of required capacitance in the loop filter can be decreased.
Figure 4.1 displays a block diagram of the Σ∆ fractional-N frequency synthe-
sizer that includes the key circuits discussed in earlier chapters of this thesis. The
asynchronous, 64 modulus divider supports any divide value between 64 and 127.
The digital MASH Σ∆ modulator achieves low power operation through pipelining.
The Noffset is used to decide the integer part of the division ratio, while the output














20-bit 3-bit N      =11, 12, ..., or 14offset
1.897~2.472 GHz
Figure 4.1: The block diagram of the 2.4GHz fractional-N PLL frequency synthesizer
To make the Σ∆ modulator output more randomized, the bit width of the Σ∆
modulator input is set to 20. As discussed in the next section, the reference frequency




203125Hz. If the the power of 2 is less than 13, then the frequency resolution will be
fractional. By choosing the division from 78 to 82, the VCO ranges from 2.028GHz
to 2.132GHz, which covers IEEE 802.11 b/g RF frequency range (2.038GHz ∼
2.110GHz) as shown in Table 3.2.
4.1.2 Selection of Parameters
A linear frequency domain model of the fractional-N PLL frequency synthesizer
is shown in Fig. 4.2. The open loop transfer function of the system consists of two
poles at zero frequency, a zero at −fz, a pole at −fp2, and another pole at −fp3. fp3
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Figure 4.2: The linearized, frequency-domain model of the 2.4GHz fractional-N PLL
frequency synthesizer
The PLL transfer function will be defined as G(jf) and is related to the PLL
parameters. By Eq. (3.1), the loop filter transfer function Flpf (jf) is
Flpf (jf) =
1 + jf/fz
(C1 + C2 + C3) · j2πf(1 + jf/fp2)(1 + jf/fp3) (4.1)
The above parameterization of Flpf (jf) allows us to express G(jf) as
G(jf) =
IcpKvco
2π(C1 + C2 + C3)N
· 1 + jf/fz
(j2πf)2(1 + jf/fp2)(1 + jf/fp3)
(4.2)
To obtain a parameterization of G(jf) that achieves the fast locking time, we
must select the appropriate value of the loop bandwidth fc. The value of fc, in
turn, should be set according to the reference frequency value, fref . We assume the
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loop bandwidth is fc = 150KHz for good dynamic performance. We know the loop
bandwidth is on the order of one of tenth of the reference frequency [28], so that
the choice of fref = 26MHz seems appropriate.
The accurate locking time calculation is pretty complex. A rule of thumb






where ε is frequency error. When the frequency difference is smaller than ε, the
PLL is considered to be locked. ∆f is the difference of the first and last channel
frequency. In our case, the worst case is ∆f = 2110 − 2038 = 72MHz as seen in
Table 3.2, and ε = 100Hz.
(a) For the fractional-N PLL with reference frequency 26MHz and the loop band-
width 150KHz, its locking time is calculated by Eq. (4.3) as: Tlock = 9.143µs.
(b) In the same way, for an integer-N PLL with the reference frequency 1MHz and
assuming loop bandwidth 20KHz, its locking time is calculated by Eq. (4.3)
as: Tlock = 68.573µs.
So, the fractional-N PLL has much faster locking time.
The noise-shaping slope of an mth-order MASH Σ∆ modulator is 20(m −
1)dB/dec according to Eq. (3.108), while a nth-order lowpass filter has a slope of
(−20n)dB/dec. The total slope of the Σ∆ modulator and the nth-order lowpass
filter together is −20(n − m + 1)dB/dec. To make the slope equal or lower than
−20dB/dec, the order of the loop filter, n, must be higher than or equal to the order
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of the Σ∆ modulator, m, in order to attenuate the out-of-band noise due to Σ∆
modulation. We use a 3rd-order Σ∆ modulator, so we choose a 3rd-order loop filter



















































Figure 4.3: The fractional-N PLL open-loop: (a) Gain, (b) Phase
Given the loop bandwidth as 150kHz, to keep the PLL in a stable state, we
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chose a maximum phase margin of about 58◦. This gives b from Eq. (3.17). Using
it in Eq. (3.13) and Eq. (3.16), we get the PLL open loop zero and pole values as:
fz = 38.7kHz, fp2 = 580.9kHz, fp3 = 2.25MHz (4.4)
The zero, poles, loop bandwidth, and locking time are shown in Table 4.1.
Parameter fz fp2 fp3 fc Tlock
Value 38.7kHz 580.8kHz 2.25MHz 150kHz 9.4µS
Table 4.1: The open loop parameter settings in PLL
The VCO gain, charge pump current, the capacitor, and the resistor values
must be appropriately set within the loop filter to obtain the open loop parameters
specified in Table 4.1. Drawing from Chapter 3, fz, fp2, and fp3 are related to the













The reference frequency is 26MHz, and we set the divider division ratio to 79 to
achieve an output carrier frequency of 2.054GHz. Low VCO gain is very important
to the PLL system phase noise, so we will design the typical gain of our wideband
VCO to be 100MHz/V. And we also know that the larger the charge pump current,
the lower the charge pump phase noise. To keep the charge pump phase noise low,
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the charge pump current is set to 50uA. Note from Eq. (3.4) that the open loop








And at the maximum phase margin, according to Eq. (3.18) the PLL loop band-














Table 4.2: The design parameters of the Σ∆ fractional-N PLL synthesizer
From Eq. (4.8), Eq. (4.9), and the design parameters Icp, KV CO, and N , we
calculate R1. R1 value can not be made very large for low noise loop filter design.
Also for this reason, the charge pump current can not be very small when the other
106
PLL parameters are fixed. Table 4.2 displays parameter settings that achieve the
desired value of fc, fz, fp2, and fp3 in Table 4.1.
In the remaining part of this chapter, we will give the detailed circuit design
of the PLL blocks in this fractional-N PLL frequency synthesizer.
4.2 A Wideband LC VCO Design
In section 3.3, a phase noise model was presented for a generally cross-coupled
VCO. We analyzed the wideband VCO tuning range and its constant output level
control scheme. Based on the previous theoretical analysis results, a wideband LC































Figure 4.4: The wideband LC VCO: (a) The VCO schematic, (b) The capacitor
array
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4.2.1 A Wideband VCO
The schematic of the wideband VCO in our design is shown in Fig. 4.4. It is
also a complementary cross-coupled structure with an additional switched capacitor
bank. The W/L of the cross-coupled NMOS and PMOS devices is chosen to satisfy
the oscillation startup condition at the lowest frequency of the tuning range. Because
of the large frequency range for a wideband VCO, the inductance of the differential
inductor should be a little smaller compared with the inductor in the VCO of section
3.3.3. So we choose the inductor in the group with the metal-width=9µm. The
design parameters of the differential inductor are summarized in Table 4.3.
Metal Metal Width/Space Inner Radius Turns Q L rs
Metal6 9µm/2µm 80µm 4 8.4 4.54nH 7.6Ω
Table 4.3: Design parameters of an inductor in a wideband LC VCO
In order to achieve a low tuning sensitivity Kvco and a relatively large fre-
quency range, the LC tank combines a pair of small varactors and 3-bit binary
weighted switched capacitor arrays. High quality factor metal-insulator-metal ca-
pacitors should be used for the switched capacitor array. With Eq. (3.73), the
variable capacitance of the varactor must be larger than the variable unit capac-
itance of the switched capacitor array to make sure there is no gap in the whole
band. According to the theoretical analysis results in section 3.3.4, the minimum-
length MOS transistors with sufficiently large width are used to avoid the LC tank
Q degradation due to the switch finite channel resistance. On the other hand,
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we should avoid large off-state parasitic capacitance, which will limit the tuning


































Figure 4.5: The wideband LC VCO tuning range (the curve changes from
D2D1D0 = 000 to D2D1D0 = 111 from the top to the bottom)
Figure 4.5 shows the simulated tuning range of the wideband VCO. Table
4.4 shows the tuning range of each subband. The whole frequency range is split
into 8 subbands by the switched capacitor array coarse tuning. The whole tuning
range is from 1.897GHz to 2.472GHz. These values are sufficient to compensate the
frequency range caused by the variations of temperature and process. The typical
VCO gain Kvco is around 100MHz/V . Compared with the previous VCO gain of
300MHz/V , this wideband VCO gain is much lower. That means that the wideband
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VCO has better overall PLL phase noise performance according to the analysis in
section 3.3.
Figure 4.6 shows the simulated wideband VCO phase noise when the oscillation
frequency is 2GHz. We can see the phase noise is −127dBc/Hz at 1MHz frequency
offset. It is lower than the phase noise of the VCO in section 3.3.3 because the bias
current here is calibrated to 2.6mA, while the bias current of the VCO in section
3.3.3 is 2.2mA. From Eq. (3.63) and Eq. (3.65), it is known that the larger the bias





























Figure 4.6: The wideband LC VCO phase noise, f0 = 2GHz
4.2.2 Automatic Amplitude Control
As we have mentioned in section 3.3.5, the output swing level of the VCO is a
very important specification in VCO design. The receiver and the transmitter chip
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expect an LO signal of constant power. From Eq.(2.24), we know the equivalent
parallel tank impedance decreases as the oscillation frequency decreases. So, we need
to increase the tail current IBias with decreasing VCO frequency to keep the constant
output swing by using Eq. (3.51). The tail current circuit is designed as shown in
Fig. 4.4(a). It monitors the operating status of the fixed and variable capacitors
and provides current to compensate the inductance variation for the constant output
swing. Table 4.4 shows the VCO output swing in different subbands.
D2D1D0 Frequency Range (GHz) Amplitude Range (V)
000 2.277 ∼ 2.472 0.829 ∼ 0.931
001 2.209 ∼ 2.386 0.825 ∼ 0.917
010 2.146 ∼ 2.311 0.835 ∼ 0.919
011 2.089 ∼ 2.239 0.831 ∼ 0.911
100 2.036 ∼ 2.175 0.839 ∼ 0.916
101 1.986 ∼ 2.116 0.8436 ∼ 0.909
110 1.940 ∼ 2.063 0.846 ∼ 0.914
111 1.897 ∼ 2.012 0.845 ∼ 0.911
Table 4.4: Frequency and output swing of VCO at different subbands
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4.3 Programmable Frequency Dividers
In this section, we will investigate the design of a multi-modulus divider. The
main issue is of course to achieve a speed as high as possible at a reasonable power
consumption. Source coupled logic (SCL) is used in the high speed part of dividers
to lower power consumption. In our design, the IEEE 802.11b/g frequency divider
(Table 3.2) is designed. The multi-modulus divider’s division ratio can be all the
integer numbers from 64 to 127. In addition, the multi-modulus divider can function
as the only block in the frequency divider. So neither a program counter nor a pulse
swallow counter is necessary for multi-modulus frequency dividers compared with
the structure of two-modulus dividers.
4.3.1 Multi-Modulus Frequency Divider
As we introduced in chapter 3, a Σ∆ modulator and a multi-modulus divider
combined together can realize an average fractional-N division ratio, N + F , where
N is an integer and F ∈ [0, 1].
The decimal part (F ) of the division ratio of a multi-modulus divider is decided
by the output of the Σ∆ modulator. In our design, we use a 3rd-order MASH 1-1-1
Σ∆ modulator. It has 3-bit outputs with 8 output levels from -3 to +4. In order to
realize the N + F division ratio, the multi-modulus divider should be an 8 modulus
divider with division ratio N − 3, N − 2, · · ·, N , · · ·, N + 4.
As stated in section 4.1.1, our application is aimed at the IEEE 802.11b/g
frequency synthesizer. Its RF VCO frequency ranges from 2038 ∼ 2110MHz as
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shown in Table 3.2. In our design, we chose 26MHz as the reference frequency. To
get the required output frequency by using the multi-modulus divider, the division
ratio should cover from
2038
26
≈ 78.38 to 2011
26
≈ 81.15. To realize the division ratio
78+F , the multi-modulus divider should have all the moduli ranging from 75 to 82.
Similarly, to realize 81 + F , the multi-modulus divider should have all the moduli
ranging from 78 to 85. In order to realize 78 + F , 79 + F , · · ·, 81 + F , the multi-
modulus divider should have all the moduli from 75 ∼ 85. According to Eq. (2.37),
6 asynchronous ÷2/3 dividers are required for this multi-modulus divider, which









= 11, 12, 13, 14
to multi-modulus
divider
Figure 4.7: The diagram of a Σ∆ modulator with Noffset





Table 4.5: Configuration of Noffset
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A third-order MASH Σ∆ modulator can only provide 8 output values, which
decide the decimal value (F ) of the fractional value N + F . In order to synthesize
the total frequency range of the PLL, a 4-bit word, Noffset is added to the output
of the Σ∆ modulator, as shown in Fig. 4.7. This resulting 5-bit word controls the
divider moduli. Then all moduli between 75 to 85 are employed. Table 4.5 gives
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buffers
p0 0 pp1 1 pp2 2
Figure 4.8: The schematic of the multi-modulus divider
The multi-modulus divider is shown in Fig. 4.8. It is a fully programmable
divider, which consists of 6 asynchronously cascaded dual-modulus ÷2/3 dividers.
From this figure, we can see there are two parts made of this divider. The upper
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part is the high speed part, which is implemented by SCL. The lower part is the low
speed part, which is implemented by CMOS logic. This implementation assures that
the first stage of the multi-modulus divider runs at the high frequency of 2.5GHz.
To reach the operating frequencies of 2.5GHz, Cadence SpectreRF simulation
gives the tail current in the first ÷2/3 divider as 750uA. With the reduced speed,
250uA tail currents are used in the second and the third ÷2/3 dividers to lower
power consumption.
4.4 Phase Frequency Detector and Charge Pump
The phase frequency detector and charge pump are responsible for phase error
to current (∆φ → Iout) conversion in PLL systems. In this section, we will give the
circuit level detailed implementation of these two blocks.
4.4.1 Phase Frequency Detector
Figure 4.9 shows the circuit diagram of the phase frequency detector. The
two inverters in the reset path generate enough delay to eliminate the dead zone of
the charge pump [26]. As we discussed in section 3.5.1, the delay (turn-on time) of
the charge pump should be as small as possible for better noise performance. The
implementation of the phase frequency detector at the gate level is shown in Fig.
4.9. In order to reduce the skew between the complimentary output signals, the
exclusive-or (XOR) gates are used to generate switching controls up and dn and










Phase frequency detector Output stage
Figure 4.9: Phase frequency detector using RS latch
4.4.2 Charge Pump
As we discussed in section 3.5, in conventional charge pump design, one of the
problems is the current mismatch between the up and down branches. It causes the
reference spur feedthrough. Another problem is the charge pump current glitches,
which cause the higher power level of the PLL spurs. Both of the problems result in
increased phase noise. According to our analysis results, we choose the topology of
Fig. 3.24(c) for our design. But as this topology is very simple, we should modify
this circuit to make it really work.
To decrease the effects of current mismatch and charge pump current glitches,
the improved charge pump circuit is shown as Fig. 3.25, which is made of the charge
pump core, the feedback circuit (amplifier), and the replica bias. Its CMOS circuit
is shown in Fig. 4.10. The reference current ICP flows from M10 to M9 through the
































Loop filterCharge pump coreFeedback circuitReplica bias
Vdd
C3
Figure 4.10: CMOS circuit of the charge pump
M3 and M10, and the charge pump down branch by current mirror M4 and M9. In
order to match the two currents more precisely, three methods are adopted. First,
M7 and M8 are inserted to reduce the mismatch in current mirrors due to the two
current switches M1 and M2. Second, compensation of the low output impedance of
the up and down current sources is done to make the current variation less sensitive
to the output voltage, Vc. The up and down currents are monitored in the replica
circuit. A negative feedback circuit (made by M11-M15, M9 and C3) compares
the output voltage, Vc, with the replica circuit voltage, Vrep, to make Vrep follow
Vc. Because of the low gain wideband VCO, the control voltage Vc is expected to
vary in a small range around V dd/2. Therefore, a simple differential pair (M13 and
M14) is used as input stage, and it is not necessary to extend the amplifier input
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and output ranges. In addition, large size transistors for current mirrors are used
for better matching in circuit layout.
To overcome the charge pump current glitches, two switches M5 and M6 are
used to provide low-impedance charging/discharging paths for removing the charge
from nodes Nup and Ndn when up switch or down switch is turned off. The 10pF
bypass capacitors MC1 and MC2 are added to further attenuate the glitches since
they provide additional paths to ground.
4.5 Σ∆ Modulator
In section 3.6, we have studied and analyzed the MASH 1-1-1 modulator. To
achieve low power design, a pipelining technique is applied to the design of the Σ∆
modulator. In addition, we also use true single phase clock (TSPC) techniques to
implement the registers (D-flipflops) for saving power and area. The detailed circuit
implementation of this Σ∆ modulator is discussed in this section.
A MASH Σ∆ modulator of any order can be pipelined. Figure 4.11 shows a
pipelined, third order MASH 1-1-1 Σ∆ modulator by using the symbols introduced
in Fig. 2.15. Each first order Σ∆ modulator is realized as a pipelined accumulator
with feedback. In the quantization noise cancellation circuit, two delays are added to
the first stage output path, and one delay is added to the second stage output path.
The delays are used to compensate for the time delay incurred in the second and
third stages. The output of the third stage is fed into filter (1−D)2, and the delayed
output of the second stage is fed into the filter 1-D. The detailed quantization noise
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Quantization Noise Cancellation Circuit
Figure 4.11: A pipelined third order digital MASH 1-1-1 modulator
The complete pipelined Σ∆ topology requires pipe shifting of its input data
as shown in Fig. 2.15. In order to align the output data of the previous stage and
the input data of the next input stage, the number of registers between each pair of
adders (one belonging to the previous stage, the other belonging to the next stage)
should be the same. So the registers between the first stage and the second stage,
and between the second stage and the third stage can be completely eliminated
in fractional-N frequency applications. We use the carry bits to control the multi-
modulus divider, so the registers for aligning the output data of the third also can
be completely cancelled. Therefore, only one pipe shift for the input data is left in
the entire MASH structure. Without including the time alignment registers between
stages and the output of the last stage, this design results in considerable savings
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in area and power.















































































first stage second stage
Figure 4.12: Quantization noise cancellation circuit for Fig. 4.11
Figure 4.12 shows the quantization noise cancellation circuit used in the MASH
1-1-1 of Fig. 4.11. The error cancellation circuit basically performs the following
function:
Y (z) = C0(z)z
−2 + C1(z)z−1(1− z−1) + C2(z)(1− z−1)2 (4.10)
Where C0, C1 and C2 (shown in Fig. 4.11 and Fig. 4.12) are the carry out
bit of the first, second, and third accumulators, respectively. In the discrete time
domain, Eq. (4.10) can be written as:
y(n) = C0(n− 2) + C1(n− 1)−C1(n− 2) + C2(n)− 2C2(n− 1) + C2(n− 2) (4.11)
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There are two stages in the quantization noise cancellation circuit. The first
stage performs the following add operations.
A(n) = C0(n− 2) + C1(n− 1) + C2(n) + C2(n− 2) (4.12)
B(n) = C1(n− 2) + 2C2(n− 1) (4.13)
A(n) is accomplished by using the top three 2-bit adders in first stage, and
B(n) is accomplished by the bottom 2-bit adder in the first stage, as shown in Fig.
4.12. we get that A(n) can vary between 0 to 4, and B(n) can vary between 0 to 3.
So the range of y(n) is between -3 t0 4.
output level outbit2 outbit1 outbit0
-3 1 0 1
-2 1 1 0
-1 1 1 1
0 0 0 0
1 0 0 1
2 0 1 0
3 0 1 1
4 1 0 0
Table 4.6: Coding table for the MASH 1-1-1 output
The second stage is designed to realize A(n)−B(n) to produce the final output.
Two’s complement of a binary number is easily performed for simple addition and
substraction. So A(n)−B(n) is realized by A(n)+B(n)+1. B(n) is B(n)’s inverse
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binary number. We use three 2-bit adders to realize this function in the second
stage. The output bits and their corresponding levels are shown in Table 4.6.
















Figure 4.13: A static mirror adder circuit
The CMOS circuit for the adder used to implement the digital Σ∆ modulator
is shown in Fig. 4.13. For PMOS transistors, their bodies are connected to the
power source. And for NMOS transistors, their bodies are connected to the ground.
It is a static mirror adder [81]. Generally, carry logic transistors are usually made
much larger than their sum counterparts in order to speed up the carry chain. Since
the carry chain has been pipelined in our circuit, there is no need for such large
transistors. In the mirror adder circuit, the carry logic transistors are small, having
roughly the same size as those implementing the sum logic. This design results in
decreasing the area of the adder cell, which somewhat alleviates the increase in area
caused by the pipelined registers.
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Figure 4.14 shows the CMOS circuit of a True Single Phase Clock (TSPC)
register. The TSPC technique simplifies the clocking scheme by allowing only one
clock line. Moreover, it is a dynamic register. Compared with a static register, more
power and area can be saved.
QQnD
clk
Figure 4.14: True single phase clock register circuit
4.6 Simulation Results
This Σ∆ fractional-N PLL synthesizer prototype has been simulated using
data for the TSMC 0.18µm CMOS process. The design parameters of this PLL
sysnthesizer are shown in Table 4.1 and Table 4.2. Cadence SpectreRF simulator
is used for simulation. The phase noise of each block in the PLL is simulated
separately. Matlab and Simulink tools are also used to calculate the corresponding
phase noise of each block. The detailed simulation results are described as follows.
A. The VCO Block Phase Noise
































































Figure 4.15: Simulated phase noise of the VCO: (a) VCO block phase noise (b) The
PLL phase noise due to VCO block
input number in binary is 01100100000000000000. With the center frequency at
2038.15625MHz, the subband of the wideband VCO should be set at D2D1D0 = 101.
The simulated VCO phase noise is shown in Fig. 4.15(a). From the figure, we can
see the phase noise is -124.27 dBc/Hz at 1MHz offset frequency.
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According to the transfer function of Eq. (3.42), we get the PLL output phase








The simulated PLL output phase noise is shown as figure 4.15(b). The com-
parison of the phase noise levels of Fig. 4.15(a) and Fig. 4.15(b) reveals that the
VCO phase noise transfer function is a high pass filter. Therefore, the wider the
loop bandwidth, the less VCO phase noise appears at the PLL frequency synthesizer
output.
B. PFD/CP Block Current Noise
In our charge pump design, we use an amplifier circuit as feedback to reduce the
output level of reference feedthrough. So, we should pay attention to the additional
phase noise due to the feedback amplifier. As we know the PFD and charge pump
together provide current noise in the PLL system. The simulated current noise of
the PFD and charge pump together is shown in Fig. 4.16(a).
According to the transfer function of Eq. (3.40), we get the PLL output phase








The simulated PLL phase noise is shown in Fig. 4.16(b). Compared with
the PLL output phase noise caused by the VCO block of Fig. 4.15(b), the phase






























































Figure 4.16: Simulated phase noise of the CP/PFD: (a) CP/PFD block output
current noise (b) The PLL phase noise due to CP/PFD block
influence on the phase noise. The PFD/CP phase noise normally is the phase noise
floor of a PLL system.
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Figure 4.17: Simulated phase noise of the divider: (a) divider block phase noise (b)
The PLL phase noise due to divider block
If we use the integer-N PLL synthesizer, then the divide numbers are among
2038 ∼ 2110. Cadence SpectreRF simulator can not do PSS and Pnoise [83] analysis
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of the whole divider at one time due to insufficient memory of our computers. In the
fractional-N PLL frequency synthesizer, the combination of a Σ∆ modulator and
multi-modulus divider together realizes the fractional division ratio. The channel
spacing (the frequency difference between two adjacent channels) is independent of
the reference frequency. By choosing 26MHz as the reference frequency, the division
ratios (78 ∼ 85) become much lower than those (2038 ∼ 2110) in the integer-N
PLL. So, we can use Cadence SpectreRF for PSS and Pnoise analysis directly. The
simulated divider phase noise is shown in Fig. 4.17(a).
According to the transfer function of Eq. (3.40), we get the PLL output phase








The simulated PLL phase noise is shown in Fig. 4.17(b). From this figure, we
can see that the high frequency PLL phase noise due to the divider block is very
low.
D. The MASH Σ∆ Modulator Phase Noise
The MASH 1-1-1 Σ∆ Modulator is chosen due to its high stability. From
the Cadence and Simulink simulations of Fig. 4.11 and Fig. 3.26, respectively, we
get 218 output points of the modulator. The sample frequency is 26MHz. Then
according to Matlab analysis results, the Σ∆ modulator output noise PSD (power
spectrum density), φ2Σ∆,n(s), is shown in Fig. 4.18(a). According to the transfer




















































Figure 4.18: Simulated phase noise of the 3rd-order MASH modulator: (a) Σ∆
modulator phase noise (b) The PLL phase noise due to Σ∆ modulator block








The simulated PLL output phase noise due of the MASH Σ∆ modulator is
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shown in Fig. 4.18(b). Figure 4.18(a) confirms the Σ∆ modulator noise shapping
function: the higher the frequency, the higher the PSD of noise. And the high
frequency noise is filtered by the loop filter as shown in Fig. 4.18(b).
E. The Overall Fractional-N PLL Synthesizer Phase Noise
In the above, we have described in detail the simulated phase noise of the
VCO, the PFD/CP, the divider, and the Σ∆ modulator in the fractional-N PLL
synthesizer.
According to the linear phase noise model of Eq. (3.44), the total PLL output










The simulated overall fractional-N PLL output phase noise with the Σ∆ mod-
ulator removed and in place are shown in Fig. 4.19. Comparison of Fig. 4.19(a)
and Fig. 4.19(b) reveals that Σ∆ quantization noise has the dominant influence on
phase noise performance at the intermediate frequencies (see section 4.1.2).
From this figure, we see that the overall Σ∆ PLL phase noise is -120.67dBc/Hz
at 1MHz offset frequency. This phase noise is a little higher at 1MHz offset than
that without Σ∆ modulator. Therefore, with the added Σ∆ modulator, the high
frequency PLL phase noise is only a little degraded, but the PLL dynamic perfor-
mance is improved a lot in the Σ∆ fractional-N PLL. As per the discussion below
Eq. (4.3) in section 4.1.2, the locking time is much faster than that in an integer-N




























































Figure 4.19: Simulated phase noise of fractional-N PLL: (a) Σ∆ modulator removed
(b) Σ∆ modulator in place
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4.7 The 2GHz LC VCO Measurements
A VCO chip was designed for a center frequency of 2GHz and fabricated in the
TSMC 0.18µm CMOS process. Two NMOS source followers are used as an output
buffer to drive a 50Ω measurement system. The measured results are presented
here.
Figure 4.20: The Microphotograph of the VCO
A microphotogrph of the 2GHz VCO is shown in Fig. 4.20. The area measures
1100 × 900µm2. The on-chip differential inductor can clearly be seen on the top.
Underneath that, the tuning capacitors are placed, followed by the PMOS transistors
and NMOS transistors. The inductor occupies 410×410µm2, almost half of the area
is contributed by the inductor coil. The rest of the die is occupied by PMOS and
NMOS transistors and varactors for the VCO core, the output buffers, bandgap
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reference, and the bonding pads. The VCO is encircled by double guard rings to
minimize the substrate noise. The VCO core draws 2.2mA from a 3.3V power
supply, thereby it consumes 7.26mW.
The VCO measured frequency tuning range with control voltage is shown in
Fig. 4.21. When the control voltage changes from 1.2V to 2.7V, the center frequency
changes from 1.81GHz to 2.13GHz. The measured frequency is about 150MHz lower
than the Cadence SpectreRF simulation results because the parasitic capacitance has
some influence on the oscillating frequency. But we find the measured frequencies
match the post layout simulation results very well.



















Figure 4.21: The VCO tuning range
The power spectrum of the VCO is measured by using an Agilent 8564EC
Spectrum Analyzer. The measured output power spectrum is shown in Fig. 4.22.
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The spectra are measured with resolution bandwidth 30KHz. When the control
voltage is 1.5V, the center frequency is 1.817GHz as shown in Fig. 4.22(a). And
when the control voltage is 2.0V, the center frequency is 1.884GHz as shown in Fig.
4.22(b). So the VCO center frequency gets larger as the control voltage gets larger.
From the figure, we see that the larger center frequency, the worse the phase noise,
because both spectra are obtain at the same bias current IB = 2.4mA.
4.8 Conclusions
This chapter presented the design of a 2.4GHz Σ∆ CMOS fractional-N fre-
quency synthesizer, and the simulated and measured results. The frequency synthe-
sizer is designed that takes advantage of a Σ∆ modulator to a very fine frequency
resolution and relative large loop bandwidth. A low power wideband VCO with low
VCO gain (100MHz/V) and wide tuning range (1.897GHz ∼ 2.472GHz), a 64/127-
modulus divider, a 3rd-order MASH Σ∆ modulator, and other low-frequency com-
ponents of a PLL form a complete prototype synthesizer. The resulting circuit is
a 4th-order charge pump PLL. The VCO uses a 3.3V power supply, and the bias
current range is 2.0mA ∼ 2.8mA. A 26MHz reference frequency is used. The loop
bandwidth is 150KHz. The whole PLL phase noise is -122dBC/Hz at 1MHz fre-
quency offset.
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Figure 4.22: Measured VCO spectrum when span=250MHz, Resolution band-
width=30KHz, and Ibias = 2.4mA: (a) Control voltage Vc = 1.5V , (b) Control
voltage Vc = 2.0V
135
Chapter 5
Summary and Future Work
5.1 Summary
This research focuses on the design techniques of PLL-based frequency syn-
thesizers. Using the theory and circuits developed, a 2.4GHz fully integrated Σ∆
fractional-N frequency synthesizer prototype is designed in TSMC 0.18µm CMOS
technology. Efforts have been put on the new design of VCO, charge pump and Σ∆
modulator.
As stated in section 3.2, the phase noise of a voltage controlled oscillator (VCO)
is the main contributor of the out of band phase noise of a frequency synthesizer. In
section 3.3.1, based on the study of the VCO phase noise mechanism and improving
on the literature results of Kong’s [51], a design-oriented phase noise model for a
complementary cross-coupled LC VCO is provided. The model combines linear small
signal analysis and non-linear large signal concepts. It is used to predict the phase
noise performance from circuit parameters. By using this model, we theoretically
analyze the circuit parameters’ influence on the phase noise performance for both
narrow band VCOs and wideband VCOs operating in a current-limited region and
in a voltage-limited region, separately. A 2GHz low phase noise CMOS LC VCO
was designed and simulated in section 3.3.3 and the fabrication results are given in
section 4.7. The simulation results confirm the proposed VCO phase noise model.
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Due to the parasitic capacitance, the measured VCO center frequency is about
150MHz lower than the simulated VCO center frequency. The VCO gain is very
critical to the overall PLL phase noise. Decreasing the VCO gain, the PLL output
noise due to phase frequency detector and charge pump (PFD/CP) and low pass
filter (LPF) contribution is dramatically decreased. With our LC VCO phase noise
model, we also designed a low phase noise wideband VCO with the typical VCO
gain around 100MHz/V and a constant output level in section 4.2.
The charge pump linearity is very important to the reference spur and the
phase noise. A complete quantitative analysis of reference spur is given in section 3.5.
Two main mechanisms - leakage current in the loop filter and current mismatch in
the charge pump current source are investigated, and their contributions to spurs are
analyzed independently. To reduce the current mismatch between the up branch and
the down branch, a negative feedback circuit and replica bias are used. In addition,
low-impedance charge/discharge paths are provided to overcome the charge pump
current glitches caused by the charge injection.
For our design, a digital Σ∆ modulator is used to control the instantaneous
frequency division ratio for fractional-N PLL synthesizers. With a large bit-width
high order Σ∆ modulator, the PLL frequency resolution can be very fine, and the
loop bandwidth can be increased without deteriorating the spectral purity. A 3rd-
order MASH 1-1-1 digital Σ∆ modulator is designed in section 4.5. To achieve
a low power design, pipeline techniques are used to implement the accumulators.
These techniques are used to delete the critical path delay for carry information
in accumulators. Moreover, true single phase clock (TSPC) techniques are used to
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design the registers (D-flipflops) for further saving power and area.
To confirm the developed PLL blocks, a fully integrated 2.4GHz Σ∆ fractional-
N CMOS PLL frequency synthesizer is designed. It takes advantage of a Σ∆ mod-
ulator to get a very fine frequency resolution and relative large loop bandwidth.
The low power wideband VCO with tuning range (1.897GHz ∼ 2.472GHz), the new
charge pump, the 3rd-order MASH 1-1-1 Σ∆ modulator, a 64 modulus divider (64
∼ 127), and other low-frequency components of a PLL form a complete prototype
synthesizer as per the block diagram in Fig. 4.1. The resulting circuit is a 4th-order
charge pump PLL. A 26MHz reference frequency is used in this PLL frequency syn-
thesizer. The loop bandwidth is about 150KHz. The simulated whole PLL phase
noise is -120dBc/Hz at 1MHz frequency offset.
5.2 Future Work
In our proposed LC VCO phase noise model, we only consider the devices
thermal noise. Close to the VCO oscillation frequency, the slope of the phase noise
spectrum is from −20 to −30dB/dec. This is ascribed to the upconversion of flicker
noise. When the oscillator is not carefully designed, flicker noise can deteriorate the
phase noise at higher offset frequencies important for communication systems. The
1/f noise has become an important issue in design at deep submicron levels. The
physical process for the conversion of 1/f noise to phase noise remains unclear. In
future work, 1/f noise in the LC VCO should be analyzed and the LC VCO phase
noise model should include 1/f noise effects.
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The multi-modulus divider is one of the main power consumption blocks in
our fractional-N PLL frequency synthesizer. Further reduction of the PLL power
consumption should begin with this component. A promising method is to use
alternative technologies, such as advanced CMOS processes, to achieve the high
speed requirements of the divider circuits at lower power levels. From an architec-
tural standpoint, new topologies can be used for the ÷2/3 divider. One interesting
method is to use totally different structures such as dynamic frequency dividers.
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